{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:56:14Z","timestamp":1725512174932},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540713159"},{"type":"electronic","value":"9783540713227"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-71322-7_3","type":"book-chapter","created":{"date-parts":[[2007,6,4]],"date-time":"2007-06-04T15:05:59Z","timestamp":1180969559000},"page":"53-81","source":"Crossref","is-referenced-by-count":15,"title":["Realistic Worst-Case Execution Time Analysis in the Context of Pervasive System Verification"],"prefix":"10.1007","author":[{"given":"Steffen","family":"Knapp","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"Paul","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"3_CR1","unstructured":"AbsInt Angewandte Informatik GmbH. Worst-Case Execution Time Analyzers (December 2006), http:\/\/www.absint.com\/"},{"key":"3_CR2","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/ICCD.2005.110","volume-title":"Proceedings 23nd IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD 2005)","author":"S. Beyer","year":"2005","unstructured":"Beyer, S., et al.: Towards the formal verification of lower system layers in automotive systems. In: Proceedings 23nd IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD 2005), 2\u20135 October 2005, pp. 317\u2013324. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"3_CR3","unstructured":"Beyer, S.: Putting It All Together: Formal Verification of the VAMP. PhD thesis, Saarland University, Computer Science Department (March 2005)"},{"key":"3_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/978-3-540-39724-3_7","volume-title":"Correct Hardware Design and Verification Methods","author":"S. Beyer","year":"2003","unstructured":"Beyer, S., et al.: Instantiating uninterpreted functional units and memory system: Functional verification of the VAMP. In: Geist, D., Tronci, E. (eds.) CHARME 2003. LNCS, vol.\u00a02860, pp. 51\u201365. Springer, Heidelberg (2003)"},{"key":"3_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1007\/11691372_4","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"G.M. Brown","year":"2006","unstructured":"Brown, G.M., Pike, L.: Easy parameterized verification of biphase mark and 8N1 protocols. In: Hermanns, H., Palsberg, J. (eds.) TACAS 2006 and ETAPS 2006. LNCS, vol.\u00a03920, pp. 58\u201372. Springer, Heidelberg (2006)"},{"key":"3_CR6","unstructured":"Dalinger, I.: Formal Verification of a Processor with Memory Management Units. PhD thesis, Saarland University, Computer Science Department (July 2006)"},{"key":"3_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/11560548_23","volume-title":"Correct Hardware Design and Verification Methods","author":"I. Dalinger","year":"2005","unstructured":"Dalinger, I., Hillebrand, M., Paul, W.: On the verification of memory management mechanisms. In: Borrione, D., Paul, W. (eds.) CHARME 2005. LNCS, vol.\u00a03725, pp. 301\u2013316. Springer, Heidelberg (2005)"},{"key":"3_CR8","unstructured":"FlexRay Consortium (December 2006), http:\/\/www.flexray.com"},{"key":"3_CR9","first-page":"309","volume-title":"ICCD \u201905","author":"M. Hillebrand","year":"2005","unstructured":"Hillebrand, M., In der Rieden, T., Paul, W.: Dealing with I\/O devices in the context of pervasive system verification. In: ICCD \u201905, pp. 309\u2013316. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"3_CR10","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"1996","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufmann, San Mateo (1996)","edition":"2"},{"key":"3_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04267-0","volume-title":"Computer Architecture: Complexity and Correctness","author":"S.M. M\u00fcller","year":"2000","unstructured":"M\u00fcller, S.M., Paul, W.J.: Computer Architecture: Complexity and Correctness. Springer, Heidelberg (2000)"},{"key":"3_CR12","unstructured":"OSEK\/VDX (December 2006), http:\/\/www.osek-vdx.org"},{"key":"3_CR13","unstructured":"Paul, W.: Lecture Notes from the lecture Computer Architecture\u00a02: Automotive Systems (2005), http:\/\/www-wjp.cs.uni-sb.de\/lehre\/vorlesung\/rechnerarchitektur2\/ws0506\/temp\/060302_CA2_AUTO.pdf"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Schmaltz, J.: A formal model of lower system layer. In: Gupta, A., Manolios, P. (eds.) Proceedings Formal Methods in Computer-Aided Design, 6th International Conference, FMCAD 2006, San Jose, CA, USA, November 12\u201316, 2006, IEEE Computer Society (To appear, 2006)","DOI":"10.1109\/FMCAD.2006.1"},{"key":"3_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1007\/BFb0028740","volume-title":"Computer Aided Verification","author":"J. Sawada","year":"1998","unstructured":"Sawada, J., Hunt, W.A.: Processor verification with precise exceptions and speculative execution. In: Y. Vardi, M. (ed.) CAV 1998. LNCS, vol.\u00a01427, pp. 135\u2013146. Springer, Heidelberg (1998)"},{"issue":"1","key":"3_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/0890-5401(88)90043-0","volume":"77","author":"J. Lundelius Welch","year":"1988","unstructured":"Lundelius Welch, J., Lynch, N.: A new fault-tolerant algorithm for clock synchronization. Information and Communication\u00a077(1), 1\u201336 (1988)","journal-title":"Information and Communication"}],"container-title":["Lecture Notes in Computer Science","Program Analysis and Compilation, Theory and Practice"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71322-7_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,14]],"date-time":"2021-08-14T15:25:38Z","timestamp":1628954738000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71322-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540713159","9783540713227"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71322-7_3","relation":{},"subject":[]}}