{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:01:27Z","timestamp":1725512487767},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540714309"},{"type":"electronic","value":"9783540714316"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-71431-6_14","type":"book-chapter","created":{"date-parts":[[2007,6,3]],"date-time":"2007-06-03T17:06:50Z","timestamp":1180890410000},"page":"142-154","source":"Crossref","is-referenced-by-count":1,"title":["Evaluating Variable-Grain Logic Cells Using Heterogeneous Technology Mapping"],"prefix":"10.1007","author":[{"given":"Kazunori","family":"Matsuyama","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Motoki","family":"Amagasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideaki","family":"Nakayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryoichi","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/1117201.1117205","volume-title":"Proc. of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays","author":"I. Kuon","year":"2006","unstructured":"Kuon, I., Rose, J.: Measuring the Gap between FPGAs and ASICs. In: Proc. of the 2006 ACM\/SIGDA 14th international symposium on Field programmable gate arrays, Feb. 2006, pp. 21\u201330. ACM, New York (2006)"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Amagasaki, M., et al.: Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device. In: Proc. of The 14th IFIP International Conference on Very Large Scale Integration, Oct. 2006, pp. 198\u2013203 (2006)","DOI":"10.1109\/VLSISOC.2006.313233"},{"key":"14_CR3","unstructured":"Opencores org, http:\/\/www.opencores.org\/"},{"key":"14_CR4","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/611817.611846","volume-title":"Proc. of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays","author":"K. Leijten-Nowak","year":"2003","unstructured":"Leijten-Nowak, K., van Meerbergen, J.L.: An FPGA Architecture with Enhanced Datapath Functionality. In: Proc. of the 2003 ACM\/SIGDA eleventh international symposium on Field programmable gate arrays, Feb. 2003, pp. 195\u2013204. ACM, New York (2003)"},{"issue":"5","key":"14_CR5","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/4.62145","volume":"25","author":"J. Rose","year":"1990","unstructured":"Rose, J., et al.: Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency. IEEE J. Solid-State Circuits\u00a025(5), 1217\u20131225 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"14_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table based FPGA Designs. Trans. on CAD\u00a013(1), 1\u201312 (1994)","journal-title":"Trans. on CAD"},{"key":"14_CR7","first-page":"40","volume-title":"Proc. ACM\/IEEE International Conference on Computer Aided Design","author":"J. Cong","year":"1998","unstructured":"Cong, J., Xu, S.: Delay-Oriented Technology Mapping for Heterogeneous FPGAs with Bounded Resources. In: Proc. ACM\/IEEE International Conference on Computer Aided Design, Nov. 1998, pp. 40\u201345. IEEE Computer Society Press, Los Alamitos (1998)"},{"key":"14_CR8","unstructured":"UCLA CAD-LAB, http:\/\/cadlab.cs.ucla.edu\/"},{"key":"14_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"14_CR10","unstructured":"Xilinx, Inc., Xilinx XC4000 Data Sheet (1999)"},{"key":"14_CR11","unstructured":"McElvain, K.: IWLS\u201993 Benchmark Set: Version 4.0. Distributed as part of the MCNC International Workshop on Logic Synthesis \u201993 benchmark distribution (May 1993)"},{"key":"14_CR12","unstructured":"Dehon, A.: Reconfigurable Architectures for General-Purpose Computing. MIT, Artificial Intelligence Laboratory. AI Technical Report No.1586 (1996)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71431-6_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,14]],"date-time":"2021-08-14T10:46:13Z","timestamp":1628937973000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71431-6_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540714309","9783540714316"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71431-6_14","relation":{},"subject":[]}}