{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:06:26Z","timestamp":1752282386811},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540714309"},{"type":"electronic","value":"9783540714316"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-71431-6_16","type":"book-chapter","created":{"date-parts":[[2007,6,3]],"date-time":"2007-06-03T21:06:50Z","timestamp":1180904810000},"page":"167-178","source":"Crossref","is-referenced-by-count":10,"title":["Hardware\/Software Codesign for Embedded Implementation of Neural Networks"],"prefix":"10.1007","author":[{"given":"Cesar","family":"Torres-Huitzil","sequence":"first","affiliation":[]},{"given":"Bernard","family":"Girau","sequence":"additional","affiliation":[]},{"given":"Adrien","family":"Gauffriau","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"16_CR1","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/MC.2005.24","volume":"38","author":"B. Colwell","year":"2005","unstructured":"Colwell, B.: Machine Intelligence Meets Neuroscience. IEEE Computer\u00a038(1), 12\u201315 (2005)","journal-title":"IEEE Computer"},{"key":"16_CR2","first-page":"349","volume-title":"The Handbook of Brain Theory and Neural Networks","author":"D. Hammerstron","year":"2003","unstructured":"Hammerstron, D.: Digital VLSI Neural Networks. In: Arbib, M.A. (ed.) The Handbook of Brain Theory and Neural Networks, 2nd edn., pp. 349\u2013352. MIT Press, Cambridge (2003)","edition":"2"},{"issue":"4","key":"16_CR3","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/2.839320","volume":"33","author":"A. DeHon","year":"2000","unstructured":"DeHon, A.: The Density Advantage of Configurable Computing. Computer\u00a033(4), 41\u201349 (2000)","journal-title":"Computer"},{"key":"16_CR4","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1016\/j.micpro.2005.01.002","volume":"29","author":"G. Lee","year":"2005","unstructured":"Lee, G., Milne, G.: Programming Paradigms for Reconfigurable Computing. Microprocessors and Microsystems\u00a029, 435\u2013450 (2005)","journal-title":"Microprocessors and Microsystems"},{"key":"16_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1007\/978-3-540-45234-8_90","volume-title":"Field Programmable Logic and Application","author":"L. Kaouane","year":"2003","unstructured":"Kaouane, L., et al.: From algorithm graph specification to automatic synthesis of FPGA circuit: a seamless flow of graph transformations. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 934\u2013943. Springer, Heidelberg (2003)"},{"issue":"7","key":"16_CR6","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1109\/TVLSI.2006.878259","volume":"14","author":"P.G. Paulin","year":"2006","unstructured":"Paulin, P.G., et al.: Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia. IEEE Transactions on VLSI Systems\u00a014(7), 667\u2013680 (2006)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"3","key":"16_CR7","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1109\/TVLSI.2004.824301","volume":"12","author":"P. Banerjee","year":"2004","unstructured":"Banerjee, P., et al.: Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Transactions on VLSI Systems\u00a012(3), 312\u2013324 (2004)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"7","key":"16_CR8","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1016\/j.micpro.2006.03.004","volume":"30","author":"E.M. Ortigosa","year":"2006","unstructured":"Ortigosa, E.M., et al.: Hardware description of multi-layer perceptrons with different abstraction levels. Microprocessor and Microsystems\u00a030(7), 435\u2013444 (2006)","journal-title":"Microprocessor and Microsystems"},{"key":"16_CR9","unstructured":"Girau, B., Ben Khalifa, K.: FPGA-targeted neural architecture for embedded alertness detection. In: Proceedings of AIA, pp. 199\u2013204 (2006)"},{"key":"16_CR10","unstructured":"Girau, B.: Neural networks on FPGAs: a survey. In: Proceedings of Neural Computation (2000)"},{"issue":"1","key":"16_CR11","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1109\/TNN.2002.806955","volume":"14","author":"L.M. Reyneri","year":"2003","unstructured":"Reyneri, L.M.: Implementation Issues of Neuro-Fuzzy Hardware: Toward HW\/SW Codesign. IEEE Transactions on Neural Networks\u00a014(1), 176\u2013194 (2003)","journal-title":"IEEE Transactions on Neural Networks"},{"key":"16_CR12","unstructured":"G\u00e9gout, C., Girau, B., Rossi, F.: A generalized feedforward neural network model. NeuroColt research report TR-95-041 (1995)"},{"key":"16_CR13","unstructured":"Girau, B., Torres-Huitzil, C.: FPGA implementation of an integrate-and-fire legion model for image segmentation. In: Proceedings of ESANN, pp. 173\u2013178 (2006)"},{"key":"16_CR14","unstructured":"Schrauwen, B., Van Campenhout, J.M.: Parallel hardware implementation of a broad class of spiking neurons using serial arithmetic. In: Proceedings of ESANN, pp. 623\u2013628 (2006)"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Torres-Huitzil, C., Girau, B.: FPGA implementation of an excitatory and inhibitory connectionist model for motion perception. In: Proceedings of FPT, pp. 259\u2013266 (2005)","DOI":"10.1109\/FPT.2005.1568556"},{"key":"16_CR16","doi-asserted-by":"publisher","first-page":"5167","DOI":"10.1007\/s004220050534","volume":"80","author":"J.G. Taylor","year":"1999","unstructured":"Taylor, J.G.: Neural bubble dynamics in two dimensions: foundations. Biological Cybernetics\u00a080, 5167\u20135174 (1999)","journal-title":"Biological Cybernetics"},{"issue":"3","key":"16_CR17","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1142\/S0129065700000211","volume":"10","author":"B. Girau","year":"2000","unstructured":"Girau, B.: FPNA: Interaction between FPGA and neural computation. International Journal of Neural Systems\u00a010(3), 243\u2013259 (2000)","journal-title":"International Journal of Neural Systems"},{"issue":"2","key":"16_CR18","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/TCAD.2003.822105","volume":"23","author":"S. Gupta","year":"2004","unstructured":"Gupta, S., et al.: Using Global Code Motions to Improve the Quality of Results for High-Level Synthesis. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems\u00a023(2), 302\u2013312 (2004)","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"16_CR19","doi-asserted-by":"publisher","first-page":"1438","DOI":"10.1109\/72.883475","volume":"11","author":"S. Vassiliadis","year":"2000","unstructured":"Vassiliadis, S., Zhang, M., Delgado-Frias, J.: Elementary Function Generators for Neural Network Emulators. IEEE Transactions on Neural Networks\u00a011(6), 1438\u20131449 (2000)","journal-title":"IEEE Transactions on Neural Networks"},{"issue":"8","key":"16_CR20","doi-asserted-by":"publisher","first-page":"2175","DOI":"10.1162\/089976698300017025","volume":"10","author":"H. Schwenk","year":"1998","unstructured":"Schwenk, H.: The Diabolo Classifier. Neural Computation\u00a010(8), 2175\u20132200 (1998)","journal-title":"Neural Computation"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71431-6_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T05:19:56Z","timestamp":1605763196000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71431-6_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540714309","9783540714316"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71431-6_16","relation":{},"subject":[]}}