{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:19:22Z","timestamp":1771697962085,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540714309","type":"print"},{"value":"9783540714316","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-71431-6_3","type":"book-chapter","created":{"date-parts":[[2007,6,3]],"date-time":"2007-06-03T17:06:50Z","timestamp":1180890410000},"page":"26-38","source":"Crossref","is-referenced-by-count":15,"title":["MT-ADRES: Multithreading on Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1007","author":[{"given":"Kehuai","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Kanstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Madsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","unstructured":"Mei, B.: A Coarse-grained Reconfigurable Architecture Template and its Compilation Techniques. Ph.D. thesis, IMEC, Belgium"},{"key":"3_CR2","unstructured":"Mei, B., et al.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: International Conference on Field Programmable Technology, Hong Kong, December 2002, pp. 166\u2013173 (2002)"},{"key":"3_CR3","unstructured":"Mei, B., et al.: DRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures. In: FPT 2003 (2003)"},{"key":"3_CR4","unstructured":"Amdahl, G.M.: Validity of the single processor approach to achieve large-scale computing capabilities. In: Proc. AFIPS Spring Joint Computer Conf.\u00a030, pp. 483\u2013485 (1967)"},{"issue":"5","key":"3_CR5","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.621209","volume":"17","author":"S.J. Eggers","year":"1997","unstructured":"Eggers, S.J., et al.: SIMULTANEOUS MULTITHREADING: A Platform for Next-Generation Processors. IEEE Micro\u00a017(5), 12\u201319 (1997)","journal-title":"IEEE Micro"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1109\/MICRO.1998.742784","volume-title":"Proceedings of 31st Annual ACM\/IEEE International Symposium on Microarchitecture, 1998, MICRO-31","author":"H. Akkary","year":"1998","unstructured":"Akkary, H., Driscoll, M.A.: A dynamic multithreading processor. In: Proceedings of 31st Annual ACM\/IEEE International Symposium on Microarchitecture, 1998, MICRO-31, 30 Nov.-2 Dec. 1998, pp. 226\u2013236. IEEE Computer Society Press, Los Alamitos (1998)"},{"issue":"12","key":"3_CR7","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.1109\/TPDS.2005.150","volume":"16","author":"E. Ozer","year":"2005","unstructured":"Ozer, E., Conte, T.M.: High-performance and low-cost dual-thread VLIW processor using Weld architecture paradigm. IEEE Transactions on Parallel and Distributed Systems\u00a016(12), 1132\u20131142 (2005)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"3_CR8","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D. Burger","year":"2004","unstructured":"Burger, D., Keckler, S.W., McKinley, K.S., et al.: Scaling to the end of Silicon with EDGE architectures. IEEE Computer\u00a037, 44\u201355 (2004)","journal-title":"IEEE Computer"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Zalamea, J., et al.: Hierarchical clustered register file organization for VLIW processors. In: International Parallel and Distributed Processing Symposium, 22-26 April (2003)","DOI":"10.1109\/IPDPS.2003.1213178"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Capitanio, A., Dutt, N., Nicolau, A.: Partitioned register files for VLIWs: A preliminary analysis of tradeoffs. In: The 25th Annual International Symposium on Microarchitecture, Dec. 1992, pp. 103\u2013114 (1992)","DOI":"10.1109\/MICRO.1992.697033"},{"key":"3_CR11","unstructured":"Iwata, E., Olukotun, K.: Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm. Stanford University Computer Systems Lab. Technical Report CSL-TR-98-771 (September 1998)"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Uhrig, S., et al.: Coupling of a Reconfigurable Architecture and a Multithreaded Processor Core with Integrated Real-Time Scheduling. In: International Parallel and Distributed Processing Symposium, 25-29 April (2006)","DOI":"10.1109\/IPDPS.2006.1639471"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Dimond, R., Mencer, O., Luk, W.: CUSTARD - a customisable threaded FPGA soft processor and tools. In: International Conference on Field Programmable Logic and Applications, 24-26 Aug. 2005, pp. 1\u20136 (2005)","DOI":"10.1109\/FPL.2005.1515690"},{"key":"3_CR14","unstructured":"Mei, B., Kim, S., Pasko, R.: A new multi-bank memory organization to reduce bank conflicts in coarse-grained reconfigurable architectures. IMEC, Technical report (2006)"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71431-6_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:20:00Z","timestamp":1605745200000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71431-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540714309","9783540714316"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71431-6_3","relation":{},"subject":[]}}