{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T11:02:04Z","timestamp":1743073324941,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":37,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540715276"},{"type":"electronic","value":"9783540715283"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-71528-3_17","type":"book-chapter","created":{"date-parts":[[2007,7,20]],"date-time":"2007-07-20T16:02:55Z","timestamp":1184947375000},"page":"259-278","source":"Crossref","is-referenced-by-count":0,"title":["Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture"],"prefix":"10.1007","author":[{"given":"John","family":"Oliver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Franklin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic T.","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"17_CR1","volume-title":"31th Annual International Symposium on Computer Architecture (31th ISCA-2004) Computer Architecture News","author":"J. Oliver","year":"2004","unstructured":"Oliver, J., Rao, R., Sultatna, P., Crandall, J., Czernikowski, E., Jones, L.W., Franklin, D., Akella, V., Chong, F.T.: Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor. In: 31th Annual International Symposium on Computer Architecture (31th ISCA-2004) Computer Architecture News, Jun. 2004, ACM Press, New York (2004)"},{"issue":"2","key":"17_CR2","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., et al.: The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro\u00a022(2), 25\u201335 (2002), http:\/\/www.computer.org\/micro\/mi2002\/m2025abs.htm ; http:\/\/dlib.computer.org\/mi\/books\/mi2002\/pdf\/m2025.pdf","journal-title":"IEEE Micro"},{"issue":"1","key":"17_CR3","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1145\/980152.980156","volume":"1","author":"K. Sankaralingam","year":"2004","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Ranganathan, N., Burger, D., Keckler, S.W., McDonald, R.G., Moore, C.R.: Trips: A polymorphous architecture for exploiting ilp, tlp, and dlp. ACM Trans. Archit. Code Optim.\u00a01(1), 62\u201393 (2004), doi:10.1145\/980152.980156","journal-title":"ACM Trans. Archit. Code Optim."},{"doi-asserted-by":"crossref","unstructured":"Mai, K., Paaske, T., Jayasena, N., Ho, R., Dally, W.J., Horowitz, M.: Smart memories: A modular reconfigurable architecture. In: 27th Annual International Symposium on Computer Architecture (27th ISCA-2000), Vancouver, British Columbia, Canada, Jun. 2000. Computer Architecture News vol. 28. ACM SIGARCH \/ IEEE (2000)","key":"17_CR4","DOI":"10.21236\/ADA419598"},{"doi-asserted-by":"crossref","unstructured":"Taylor, M.B., Lee, W., Miller, J., Wentzlaff, D., Bratt, I., Greenwald, B., Hoffmann, H., Johnson, P., Kim, J., Psota, J., Saraf, A., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S.P., Agarwal, A.: Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ilp and streams. In: ISCA, pp. 2\u201313 (2004)","key":"17_CR5","DOI":"10.1145\/1028176.1006733"},{"doi-asserted-by":"crossref","unstructured":"Kolagotla, R., Fridman, J., Aldrich, B., Hoffman, M., Anderson, W., Allen, M., Witt, D., Dunton, R., Booth, L.: High Performance Dual-MAC DSP Architecture. IEEE Signal Processing Magazine (2002)","key":"17_CR6","DOI":"10.1109\/MSP.2002.1012349"},{"unstructured":"Gupta, S., Keckler, S., Burger, D.: Technology independent area and delay estimates for microprocessor building blocks. In: Technical Report TR2000-05, Department of Computer Science, University of Texas (2000)","key":"17_CR7"},{"doi-asserted-by":"crossref","unstructured":"Wolfe, A., Fritts, J., Dutta, S., Fernandes, E.S.T.: Datapath design for a vliw video signal processor. In: HPCA, p. 24 (1997)","key":"17_CR8","DOI":"10.1109\/HPCA.1997.569593"},{"unstructured":"Rixner, S., Dally, W., Khailany, B., Mattson, P., Kapasi, U., Owens, J.: Register organization for media processing. In: International Symposium on High Performance Computer Architecture (HPCA), Toulouse, France, January (2000)","key":"17_CR9"},{"unstructured":"Hu, C.: Berkeley predictive technology model (2004)","key":"17_CR10"},{"key":"17_CR11","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K., Horowitz, M.: The future of wires. Proceedings of the IEEE\u00a089, 490\u2013504 (2001)","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"17_CR12","first-page":"5","volume":"6","author":"S. Thompson","year":"2002","unstructured":"Thompson, S., Alavi, M., Hussein, M., Jacob, P., Kenyon, C., Moon, P., Prince, M., Sivakumar, S., Tyagi, S., Bohr, M.: 130nm logic technology featuring 60nm transistors, low-k dielectrics, and cu interconnects. Intel Technology Journal\u00a06(2), 5\u201313 (2002)","journal-title":"Intel Technology Journal"},{"unstructured":"AnalogDevices: ADSP-2191 Processor Data Sheet (2002)","key":"17_CR13"},{"unstructured":"TexasIntruments: TMS320C28x Processor Manual (2001)","key":"17_CR14"},{"doi-asserted-by":"crossref","unstructured":"Kumura, T., Ikekawa, M., Yoshida, M., Kuroda, I.: VLIW DSP for Mobile Applications. IEEE Signal Processing Magazine (2002)","key":"17_CR15","DOI":"10.1109\/MSP.2002.1012346"},{"unstructured":"Mizuno, H., Irie, N., Uchiyama, K., Yanagisawa, Y., Yoshioka, S., Kawasaki, I., Hattori, T.: SH-Mobile3: Application Processor for 3G Cellular Phones on a Low-Power SoC Design Platform. Hot Chips 16 (2004)","key":"17_CR16"},{"unstructured":"Norden, E., Leteinturier, P., Barrenscheen, J., Scheibert, K., Hellwig, F.: A Fast Powertrain Microcontroller (2004)","key":"17_CR17"},{"unstructured":"AnalogDevices: TS-101 Data Sheet (2002)","key":"17_CR18"},{"unstructured":"Transmeta: Transmeta Crusoe TM5700\/5900 Processors (2003)","key":"17_CR19"},{"unstructured":"Transmeta: Transmeta Crusoe TM8300\/8600 Processors (2004)","key":"17_CR20"},{"unstructured":"TexasIntruments: TMS320C62x Processor Manual (2001)","key":"17_CR21"},{"key":"17_CR22","volume-title":"IEEE International Solid-State Circuits Conference","author":"S. Agarwala","year":"2002","unstructured":"Agarwala, S., Anderson, T., Hill, A., Ales, M.D., Damodaran, R., Wiley, P., Mullinnix, S., Leach, J., Lell, A., Gill, M., Rajagopal, A., Chachad, A., Agarwala, M., Apostol, J., Krishnan, M., Bui, D., An, Q., Nagaraj, N.S., Wolf, T., Elappuparackal, T.T.: A 600MHz VLIW DSP. In: IEEE International Solid-State Circuits Conference, February 2002, IEEE Computer Society Press, Los Alamitos (2002)"},{"unstructured":"TexasIntruments: TMS320DM642 Data Sheet (2005)","key":"17_CR23"},{"unstructured":"SMART Interconnect\u00a0Group, U.: Flexsim 1.2 flit level simulator (2005)","key":"17_CR24"},{"key":"17_CR25","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/871506.871531","volume-title":"ISLPED \u201903: Proceedings of the 2003 international symposium on Low power electronics and design","author":"X. Chen","year":"2003","unstructured":"Chen, X., Peh, L.-S.: Leakage power modeling and optimization in interconnection networks. In: ISLPED \u201903: Proceedings of the 2003 international symposium on Low power electronics and design, Seoul, Korea, pp. 90\u201395. ACM Press, New York (2003), doi:10.1145\/871506.871531"},{"key":"17_CR26","volume-title":"IEEE Symposium on VLSI Circuits","author":"R. Ho","year":"2003","unstructured":"Ho, R., Mai, K., Horowitz, M.: Efficient on-chip global interconnects. In: IEEE Symposium on VLSI Circuits, Stanford Univeristy, Jun. 2003, IEEE Computer Society Press, Los Alamitos (2003)"},{"key":"17_CR27","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/871506.871610","volume-title":"ISLPED \u201903: Proceedings of the 2003 international symposium on Low power electronics and design","author":"J.S. Kim","year":"2003","unstructured":"Kim, J.S., Taylor, M.B., Miller, J., Wentzlaff, D.: Energy characterization of a tiled architecture processor with on-chip networks. In: ISLPED \u201903: Proceedings of the 2003 international symposium on Low power electronics and design, Seoul, Korea, pp. 424\u2013427. ACM Press, New York (2003), doi:10.1145\/871506.871610"},{"doi-asserted-by":"crossref","unstructured":"Stechele, W.: Algorithmic complexity, motion estimation and a vlsi architecture for mpeg-4 core profile video codecs. In: International Symposium on VLSI Technology, Systems and Applications (2001)","key":"17_CR28","DOI":"10.1109\/VTSA.2001.934512"},{"doi-asserted-by":"crossref","unstructured":"Hendrickson, B., Leland, R.: The chaco user\u2019s guide, version 2.0, technical report sand94-2692 (1994), http:\/\/www.ti.com\/corp\/docs\/press\/backgrounder\/omap.shtml","key":"17_CR29","DOI":"10.2172\/10106339"},{"issue":"2","key":"17_CR30","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1145\/1028176.1006736","volume":"32","author":"R. Krashinsky","year":"2004","unstructured":"Krashinsky, R., Batten, C., Hampton, M., Gerding, S., Pharris, B., Casper, J., Asanovic, K.: The vector-thread architecture. SIGARCH Comput. Archit. News\u00a032(2), 52 (2004)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"17_CR31","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1145\/1013235.1013318","volume-title":"ISLPED \u201904: Proceedings of the 2004 international symposium on Low power electronics and design","author":"D. Marculescu","year":"2004","unstructured":"Marculescu, D.: Application adaptive energy efficient clustered architectures. In: ISLPED \u201904: Proceedings of the 2004 international symposium on Low power electronics and design, Newport Beach, California, USA, pp. 344\u2013349. ACM Press, New York (2004), doi:10.1145\/1013235.1013318"},{"key":"17_CR32","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/505306.505313","volume-title":"GLSVLSI \u201902: Proceedings of the 12th ACM Great Lakes symposium on VLSI","author":"V. Zyuban","year":"2002","unstructured":"Zyuban, V.: Unified architecture level energy-efficiency metric. In: GLSVLSI \u201902: Proceedings of the 12th ACM Great Lakes symposium on VLSI, New York, New York, USA, pp. 24\u201329. ACM Press, New York (2002), doi:10.1145\/505306.505313"},{"issue":"4","key":"17_CR33","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1145\/1044823.1044824","volume":"1","author":"A. Hartstein","year":"2004","unstructured":"Hartstein, A., Puzak, T.R.: The optimum pipeline depth considering both power and performance. ACM Trans. Archit. Code Optim.\u00a01(4), 369\u2013388 (2004), doi:10.1145\/1044823.1044824","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"17_CR34","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1109\/MICRO.1996.566472","volume-title":"MICRO 29: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture","author":"J.A. Fisher","year":"1996","unstructured":"Fisher, J.A., Faraboschi, P., Desoli, G.: Custom-fit processors: letting applications define architectures. In: MICRO 29: Proceedings of the 29th annual ACM\/IEEE international symposium on Microarchitecture, Paris, France, pp. 324\u2013335. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"17_CR35","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1145\/1077603.1077692","volume-title":"ISLPED \u201905: Proceedings of the 2005 international symposium on Low power electronics and design","author":"S. Heo","year":"2005","unstructured":"Heo, S., Asanovic, K.: Replacing global wires with an on-chip network: a power analysis. In: ISLPED \u201905: Proceedings of the 2005 international symposium on Low power electronics and design, San Diego, CA, USA, pp. 369\u2013374. ACM Press, New York (2005), doi:10.1145\/1077603.1077692"},{"doi-asserted-by":"crossref","unstructured":"Taylor, M., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Ho, H., m\u00a0Lee, Johnson, P., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Frank, V., Amarasinghe, S., Agarwal, A.: The raw microprocessor: A computational fabric for software circuits and general purpose programs (2002)","key":"17_CR36","DOI":"10.1109\/MM.2002.997877"},{"doi-asserted-by":"crossref","unstructured":"Morad, T.Y., Weiser, U.C., Kolodny, A., Valero, M., Ayguade, E.: Performance, power efficiency and scalability fo asymmetric cluster chip multiprocessors. In: CCIT Technical Report 514, Technion (2005)","key":"17_CR37","DOI":"10.1109\/L-CA.2006.6"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers I"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71528-3_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T13:44:45Z","timestamp":1683985485000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71528-3_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540715276","9783540715283"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71528-3_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}