{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T18:24:40Z","timestamp":1742927080195,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540715276"},{"type":"electronic","value":"9783540715283"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-71528-3_18","type":"book-chapter","created":{"date-parts":[[2007,7,20]],"date-time":"2007-07-20T16:02:55Z","timestamp":1184947375000},"page":"279-297","source":"Crossref","is-referenced-by-count":0,"title":["Static Cache Partitioning Robustness Analysis for Embedded On-Chip Multi-processors"],"prefix":"10.1007","author":[{"given":"Anca M.","family":"Molnos","sequence":"first","affiliation":[]},{"given":"Sorin D.","family":"Cotofana","sequence":"additional","affiliation":[]},{"given":"Marc J. M.","family":"Heijligers","sequence":"additional","affiliation":[]},{"given":"Jos T. J.","family":"van Eijndhoven","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"Stevens, A.: Level 2 Cache for High-performance ARM Core-based SoC Systems. ARM white paper (2004)"},{"key":"18_CR2","unstructured":"Chiou, D.T.: Extending the Reach of Microprocessors: Column and Curious Caching, PhD thesis Department of EECS, MIT, Cambridge, MA (1999)"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Hartstein, A., Srinivasan, V., Puzak, T.R., Emma, P.G.: Cache miss behavior: is it sqrt(2)? In: Conf. Computing Frontiers, pp. 313\u2013320 (2006)","DOI":"10.1145\/1128022.1128064"},{"key":"18_CR4","volume-title":"3rd IEEE Real-Time Technology and Applications Symposium","author":"J. Liedtke","year":"1997","unstructured":"Liedtke, J., H\u00e4rtig, H., Hohmuth, M.: OS-Controlled Cache PRedictability for Real-Time Systems. In: 3rd IEEE Real-Time Technology and Applications Symposium, IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"18_CR5","unstructured":"Chunho, L., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems. In: International Symposium on Microarchitecture (1997)"},{"key":"18_CR6","unstructured":"Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional Memory Systems for Data Intensive Applications. In: Proceedings, Design, Automation and Test in Europe (2004)"},{"issue":"9","key":"18_CR7","doi-asserted-by":"publisher","first-page":"1054","DOI":"10.1109\/12.165388","volume":"41","author":"H.S. Stone","year":"1992","unstructured":"Stone, H.S., Truek, J., Wolf, J.L.: Optimal Partitioning of Cache Memory. IEEE Transactions on computers\u00a041(9), 1054\u20131068 (1992)","journal-title":"IEEE Transactions on computers"},{"key":"18_CR8","volume-title":"ACM SIGPLAN Notice","author":"F. Mueller","year":"1995","unstructured":"Mueller, F.: Compiler Support for Software-Based Cache Partitioning. In: ACM SIGPLAN Notice, ACM Press, New York (1995)"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Nayfeh, B.A., Olukotun, K.: Exploring the Design Space for a Shared-Cache Multiprocessor. In: Proceedings, ISCA, pp. 166\u2013175 (1994)","DOI":"10.1145\/192007.192026"},{"key":"18_CR10","volume-title":"Dynamic and robust streaming between connected CE-devices","author":"J.T.J. Eijndhoven van","year":"2005","unstructured":"van Eijndhoven, J.T.J., Hoogerbrugge, J., Jayram, M.N., Stravers, P., Terechko, A.: Cache-Coherent Heterogeneous Multiprocessing as Basis for Streaming Applications. In: Dynamic and robust streaming between connected CE-devices, Kluwer Academic Publishers, Dordrecht (2005)"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable caches and their application to media processing. In: Proceedings, 27th Annual International Symposium on Computer Architecture, pp. 214\u2013224 (2000)","DOI":"10.1145\/342001.339685"},{"key":"18_CR12","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennesy","year":"2003","unstructured":"Hennesy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco (2003)"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional memory systems for multimedia communicating tasks. In: Proceedings, Design, Automation and Test in Europe, pp. 932\u2013937 (2005)","DOI":"10.1109\/DATE.2005.99"},{"key":"18_CR14","unstructured":"Molnos, A.M., Heijligers, M.J.M., Cotofana, S.D., van Eijndhoven, J.T.J.: Compositional, efficient caches for a chip multi-processor. In: Proceedings, Design, Automation and Test in Europe (to appear, 2006)"},{"issue":"1","key":"18_CR15","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G.E. Suh","year":"2004","unstructured":"Suh, G.E., Rudolph, L., Devadas, S.: Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing\u00a028(1), 7\u201326 (2004)","journal-title":"The Journal of Supercomputing"},{"key":"18_CR16","unstructured":"Tan, Y., Mooney, V.J.: A Prioritized Cache for Multi-tasking Real-Time Systems. In: Proceedings of the 11th Workshop on Synthesis And System Integration of Mixed Information Technologies, pp. 168\u2013175 (2003)"},{"key":"18_CR17","volume-title":"Proceeding of the ACM International Conference on Computing Frontiers","author":"A.M. Molnos","year":"2006","unstructured":"Molnos, A.M., Cotofana, S.D., Heijligers, M.J.M., van Eijndhoven, J.T.J.: Static cache partitioning robustness analysis for embedded on-chip multi-processors. In: Proceeding of the ACM International Conference on Computing Frontiers, ACM Press, New York (2006)"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"van der Tol, E.B., Jaspers, E.G., Gelderblom, R.H.: Mapping of H.264 decoding on a multiprocessor architecture. In: Proceedings, SPIE Conference on Image and Video Communications and Processing (2003)","DOI":"10.1117\/12.476234"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"van der Wolf, P., Lieverse, P., Goel, M., La Hei, D., Vissers, K.A.: An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology. In: Proceedings, 7th International Workshop on Hardware\/Software Co-Design, pp. 33\u201337 (1999)","DOI":"10.1145\/301177.301196"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"de Kock, E.A., Smits, W.J.M., van der Wolf, P., Brunel, J.-Y., Kruijtzer, W.M., Lieverse, P., Vissers, K.A., Essink, G.: YAPI: application modeling for signal processing systems. In: Proceedings, 37th conference on Design Automation, pp. 402\u2013405 (2000)","DOI":"10.1109\/DAC.2000.855344"}],"container-title":["Lecture Notes in Computer Science","Transactions on High-Performance Embedded Architectures and Compilers I"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-71528-3_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T20:38:57Z","timestamp":1737319137000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-71528-3_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540715276","9783540715283"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-71528-3_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}