{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:55:05Z","timestamp":1725512105098},"publisher-location":"Berlin, Heidelberg","reference-count":42,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540725206"},{"type":"electronic","value":"9783540725213"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72521-3_10","type":"book-chapter","created":{"date-parts":[[2007,6,10]],"date-time":"2007-06-10T12:53:29Z","timestamp":1181480009000},"page":"126-140","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting Speculative Thread-Level Parallelism in Data Compression Applications"],"prefix":"10.1007","author":[{"given":"Shengyue","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pen-Chung","family":"Yew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","volume-title":"31st Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-31)","author":"H. Akkary","year":"1998","unstructured":"Akkary, H., Driscoll, M.: A Dynamic Multithreading Processor. In: 31st Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-31), December 1998, ACM Press, New York (1998)"},{"unstructured":"AMD Corporation. Leading the industry: Multi-core technology & dual-core processors from amd (2005), http:\/\/multicore.amd.com\/en\/Technology\/","key":"10_CR2"},{"key":"10_CR3","volume-title":"17th Annual ACM International Conference on Supercomputing","author":"A. Bhowmik","year":"2003","unstructured":"Bhowmik, A., Franklin, M.: A fast approximate interprocedural analysis for speculative multithreading compiler. In: 17th Annual ACM International Conference on Supercomputing, ACM, New York (2003)"},{"issue":"12","key":"10_CR4","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.546612","volume":"29","author":"W. Blume","year":"1996","unstructured":"Blume, W., et al.: Parallel programming with polaris. IEEE Computer\u00a029(12), 78\u201382 (1996)","journal-title":"IEEE Computer"},{"unstructured":"Burrow, M., Wheeler, D.: A block-sorting lossless data compression algorithm. Tech. Rep. 124, Digital Systems Research Center (May 1994)","key":"10_CR5"},{"key":"10_CR6","volume-title":"ACM SIGPLAN 2003 Symposium on Principles and Practice of Parallel Programming","author":"P.-S. Chen","year":"2003","unstructured":"Chen, P.-S., et al.: Compiler support for speculative multithreading architecture with probabilistic points-to analysis. In: ACM SIGPLAN 2003 Symposium on Principles and Practice of Parallel Programming, ACM, New York (2003)"},{"unstructured":"Cintra, M., Torrellas, J.: Learning cross-thread violations in speculative parallelization for multiprocessors. In: 8th International Symposium on High-Performance Computer Architecture (HPCA-8) (2002)","key":"10_CR7"},{"key":"10_CR8","volume-title":"ACM SIGPLAN 04 Conference on Programming Language Design and Implementation (PLDI\u201904)","author":"Z.-H. Du","year":"2004","unstructured":"Du, Z.-H., et al.: A cost-driven compilation framework for speculative parallelization of sequential programs. In: ACM SIGPLAN 04 Conference on Programming Language Design and Implementation (PLDI\u201904), June 2004, ACM, New York (2004)"},{"key":"10_CR9","series-title":"Lecture Notes in Computer Science","volume-title":"Parallel Computing Technologies","author":"P. Dubey","year":"1995","unstructured":"Dubey, P., et al.: Single-program speculative multithreading (spsm) architecture: Compiler-assisted fine-grained multithreading. In: Malyshkin, V. (ed.) Parallel Computing Technologies. LNCS, vol.\u00a0964, Springer, Heidelberg (1995)"},{"doi-asserted-by":"crossref","unstructured":"Franklin, M., Sohi, G.S.: The expandable split window paradigm for exploiting fine-grain parallelsim. In: 19th Annual International Symposium on Computer Architecture (ISCA \u201992), May, pp. 58\u201367 (1992)","key":"10_CR10","DOI":"10.1145\/139669.139703"},{"doi-asserted-by":"crossref","unstructured":"Gupta, M., Nim, R.: Techniques for Speculative Run-Time Parallelization of Loops. In: Supercomputing \u201998, November (1998)","key":"10_CR11","DOI":"10.1109\/SC.1998.10053"},{"doi-asserted-by":"crossref","unstructured":"Hammond, L., Willey, M., Olukotun, K.: Data Speculation Support for a Chip Multiprocessor. In: 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IIX), October (1998)","key":"10_CR12","DOI":"10.21236\/ADA419653"},{"unstructured":"Hiranandani, S., Kennedy, K., Tseng, C.-W.: Preliminary experiences with the Fortran D compiler. In: Supercomputing \u201993 (1993)","key":"10_CR13"},{"unstructured":"Intel Corporation. Intel\u2019s dual-core processor for desktop PCs (2005), http:\/\/www.intel.com\/personal\/desktopcomputer\/dual_core\/index.htm","key":"10_CR14"},{"unstructured":"Intel Corporation. Intel itanium architecture software developer\u2019s manual, revision 2.2 (2006), http:\/\/www.intel.com\/design\/itanium\/manuals\/iiasdmanual.htm","key":"10_CR15"},{"key":"10_CR16","volume-title":"ACM SIGPLAN 04 Conference on Programming Language Design and Implementation (PLDI\u201904)","author":"T.A. Johnson","year":"2004","unstructured":"Johnson, T.A., Eigenmann, R., Vijaykumar, T.N.: Min-cut program decomposition for thread-level speculation. In: ACM SIGPLAN 04 Conference on Programming Language Design and Implementation (PLDI\u201904), June 2004, ACM, New York (2004)"},{"unstructured":"Kalla, R., Sinharoy, B., Tendler, J.M.: IBM Power5 Chip: A Dual-Core Multithreaded Processor. In: Microprocessor Forum \u201999, October (1999)","key":"10_CR17"},{"key":"10_CR18","volume-title":"Optimizing Compilers for Modern Architectures: A Dependence-based Approach","author":"K. Kennedy","year":"2002","unstructured":"Kennedy, K., Allen, R.: Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Academic Press, London (2002)"},{"key":"10_CR19","first-page":"500","volume-title":"Proceedings of the ACM Lisp and Functional Programming Conference","author":"T. Knight","year":"1986","unstructured":"Knight, T.: An Architecture for Mostly Functional Languages. In: Proceedings of the ACM Lisp and Functional Programming Conference, August 1986, pp. 500\u2013519. ACM Press, New York (1986)"},{"key":"10_CR20","series-title":"Lecture Notes in Computer Science","volume-title":"Parallel Computing Technologies","author":"V. Krishnan","year":"1999","unstructured":"Krishnan, V., Torrellas, J.: The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors. In: Malyshkin, V. (ed.) Parallel Computing Technologies. LNCS, vol.\u00a01662, Springer, Heidelberg (1999)"},{"unstructured":"Li, X.-F., et al.: Software value prediction for speculative parallel threaded computations. In: 1st Value-Prediction Workshop (VPW 2003), June (2003)","key":"10_CR21"},{"key":"10_CR22","volume-title":"ACM SIGPLAN 2006 Symposium on Principles and Practice of Parallel Programming","author":"W. Liu","year":"2006","unstructured":"Liu, W., et al.: Posh: A tls compiler that exploits program structure. In: ACM SIGPLAN 2006 Symposium on Principles and Practice of Parallel Programming, March 2006, ACM, New York (2006)"},{"key":"10_CR23","volume-title":"ACM SIGPLAN 05 Conference on Programming Language Design and Implementation (PLDI\u201905)","author":"C.-K. Luk","year":"2005","unstructured":"Luk, C.-K., et al.: Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In: ACM SIGPLAN 05 Conference on Programming Language Design and Implementation (PLDI\u201905), June 2005, ACM, New York (2005)"},{"key":"10_CR24","volume-title":"13th Annual ACM International Conference on Supercomputing","author":"P. Marcuello","year":"1999","unstructured":"Marcuello, P., Gonzalez, A.: Clustered speculative multithreaded processors. In: 13th Annual ACM International Conference on Supercomputing, Rhodes, Greece, June 1999, ACM, New York (1999)"},{"doi-asserted-by":"crossref","unstructured":"Oplinger, J., Heine, D., Lam, M.: In search of speculative thread-level parallelism. In: Proceedings PACT 99, October (1999)","key":"10_CR25","DOI":"10.21236\/ADA419602"},{"key":"10_CR26","volume-title":"ACM SIGPLAN 2003 Symposium on Principles and Practice of Parallel Programming","author":"M. Prabhu","year":"2003","unstructured":"Prabhu, M., Olukotun, K.: Using thread-level speculation to simplify manual parallelization. In: ACM SIGPLAN 2003 Symposium on Principles and Practice of Parallel Programming, ACM, New York (2003)"},{"key":"10_CR27","volume-title":"ACM SIGPLAN 2005 Symposium on Principles and Practice of Parallel Programming","author":"M. Prabhu","year":"2005","unstructured":"Prabhu, M., Olukotun, K.: Exposing speculative thread parallelism in spec2000. In: ACM SIGPLAN 2005 Symposium on Principles and Practice of Parallel Programming, ACM, New York (2005)"},{"key":"10_CR28","volume-title":"ACM SIGPLAN 05 Conference on Programming Language Design and Implementation (PLDI\u201905)","author":"C.G. Quinones","year":"2005","unstructured":"Quinones, C.G., et al.: Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices. In: ACM SIGPLAN 05 Conference on Programming Language Design and Implementation (PLDI\u201905), June 2005, ACM, New York (2005)"},{"doi-asserted-by":"crossref","unstructured":"Sohi, G.S., Breach, S., Vijaykumar, T.N.: Multiscalar Processors. In: 22nd Annual International Symposium on Computer Architecture (ISCA \u201995), June, pp. 414\u2013425 (1995)","key":"10_CR29","DOI":"10.1145\/223982.224451"},{"unstructured":"Steffan, J.G., Colohan, C.B., Mowry, T.C.: Architectural support for thread-level data speculation. Tech. Rep. CMU-CS-97-188, School of Computer Science, Carnegie Mellon University (November 1997)","key":"10_CR30"},{"doi-asserted-by":"crossref","unstructured":"Steffan, J.G., et al.: A Scalable Approach to Thread-Level Speculation. In: 27th Annual International Symposium on Computer Architecture (ISCA \u201900), June (2000)","key":"10_CR31","DOI":"10.1145\/339647.339650"},{"unstructured":"Sun Corporation. Throughput computing\u2014niagara (2005), http:\/\/www.sun.com\/processors\/throughput\/","key":"10_CR32"},{"key":"10_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/BFb0038662","volume-title":"Languages and Compilers for Parallel Computing","author":"S. Tjiang","year":"1992","unstructured":"Tjiang, S., et al.: Integrating scalar optimization and parallelization. In: Banerjee, U., et al. (eds.) Languages and Compilers for Parallel Computing. LNCS, vol.\u00a0589, pp. 137\u2013151. Springer, Heidelberg (1992)"},{"doi-asserted-by":"crossref","unstructured":"Tsai, J.-Y., et al.: The Superthreaded Processor Architecture. IEEE Transactions on Computers, Special Issue on Multithreaded Architectures\u00a048(9) (1999)","key":"10_CR34","DOI":"10.1109\/12.795219"},{"unstructured":"Tsai, J.-Y., Jiang, Z., Yew, P.-C.: Compiler techniques for the superthreaded architectures. International Journal of Parallel Programming - Special Issue on Languages and Compilers for Parallel Computing (June 1998)","key":"10_CR35"},{"unstructured":"Vijaykumar, T.N., Breach, S.E., Sohi, G.S.: Register communication strategies for the multiscalar architecture. Tech. Rep. Technical Report 1333, Department of Computer Science, University of Wisconsin-Madison (Feb. 1997)","key":"10_CR36"},{"key":"10_CR37","volume-title":"31st Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-31)","author":"T.N. Vijaykumar","year":"1998","unstructured":"Vijaykumar, T.N., Sohi, G.S.: Task selection for a multiscalar processor. In: 31st Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-31), Nov. 1998, IEEE, Los Alamitos (1998)"},{"doi-asserted-by":"crossref","unstructured":"Wang, S., et al.: Loop selection for thread-level speculation. In: The 18th International Workshop on Languages and Compilers for Parallel Computing, Oct. (2005)","key":"10_CR38","DOI":"10.1007\/978-3-540-69330-7_20"},{"doi-asserted-by":"crossref","unstructured":"Zhai, A., et al.: Compiler optimization of scalar value communication between speculative threads. In: 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), Oct. (2002)","key":"10_CR39","DOI":"10.1145\/605397.605416"},{"unstructured":"Zhai, A., et al.: Compiler optimization of memory-resident value communication between speculative threads. In: The 2004 International Symposium on Code Generation and Optimization, Mar. (2004)","key":"10_CR40"},{"key":"10_CR41","volume-title":"35th Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-35)","author":"C. Zilles","year":"2002","unstructured":"Zilles, C., Sohi, G.S.: Master\/slave speculative parallelization. In: 35th Annual IEEE\/ACM International Symposium on Microarchitecture (Micro-35), Nov. 2002, IEEE, Los Alamitos (2002)"},{"issue":"3","key":"10_CR42","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","volume":"23","author":"J. Ziv","year":"1977","unstructured":"Ziv, J., Lempel, A.: A universal algorithm for sequential data compression. IEEE Transaction on Information Theory\u00a023(3), 337\u2013343 (1977)","journal-title":"IEEE Transaction on Information Theory"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72521-3_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:34:10Z","timestamp":1605746050000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72521-3_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540725206","9783540725213"],"references-count":42,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72521-3_10","relation":{},"subject":[]}}