{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:05:45Z","timestamp":1737176745024,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540725206"},{"type":"electronic","value":"9783540725213"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72521-3_19","type":"book-chapter","created":{"date-parts":[[2007,6,10]],"date-time":"2007-06-10T16:53:29Z","timestamp":1181494409000},"page":"251-266","source":"Crossref","is-referenced-by-count":2,"title":["Copy Propagation Optimizations for VLIW DSP Processors with Distributed Register Files"],"prefix":"10.1007","author":[{"given":"Chung-Ju","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Yuan","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"Chang, D., Baron, M.: Taiwan\u2019s Roadmap to Leadership in Design. Microprocessor Report, In-Stat\/MDR (December 2004), http:\/\/www.mdronline.com\/mpr\/archive\/mpr_2004.html"},{"key":"19_CR2","unstructured":"Overstreet, C.M., et al.: Support of software maintenance using data flow analysis. Technical Report TR-94-07, Old Dominion University, Computer Science Department (June 1994)"},{"key":"19_CR3","unstructured":"Overstreet, C.M., Cherinka, R., Sparks, R.: Using bidirectional data flow analysis to support software reuse. Technical Report TR-94-09, Old Dominion University, Computer Science Department (June 1994)"},{"key":"19_CR4","volume-title":"Compilers: Principles, Techniques and Tools","author":"A.V. Aho","year":"1985","unstructured":"Aho, A.V., Sethi, R., Ullman, J.D.: Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading (November 1985)"},{"key":"19_CR5","unstructured":"Chen, C.-W., et al.: ORC2DSP: Compiler Infrastructure Supports for VLIW DSP Processors. IEEE VLSI TSA, April 27-29 (2005)"},{"issue":"1","key":"19_CR6","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1137\/S1064827595287997","volume":"20","author":"G. Karypis","year":"1999","unstructured":"Karypis, G., Kumar, V.: A fast and highly quality multilevel scheme for partitioning irregular graphs. SIAM J. Scientific Computing\u00a020(1), 359\u2013392 (1999)","journal-title":"SIAM J. Scientific Computing"},{"key":"19_CR7","unstructured":"Zivojnovic, V., et al.: DSPstone: A DSP-oriented benchmarking methodology. In: Proceedings of the International Conference on Signal Processing and Technology, October, pp. 715\u2013720 (1994)"},{"key":"19_CR8","unstructured":"Lin, T.J., et al.: An Efficient VLIW DSP Architecture for Baseband Processing. In: Proceedings of the 21th International Conference on Computer Design (2003)"},{"key":"19_CR9","volume-title":"Proceedings of the 15th ACM Great Lakes symposium on VLSI","author":"T.-J. Lin","year":"2005","unstructured":"Lin, T.-J., et al.: Computer architecture: A unified processor architecture for RISC & VLIW DSP. In: Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 2005, ACM Press, New York (2005)"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Rixner, S., et al.: Register organization for media processing. In: International Symposium on High Performance Computer Architecture, pp. 375\u2013386 (2000)","DOI":"10.1109\/HPCA.2000.824366"},{"key":"19_CR11","unstructured":"SGI - Developer Central Open Source - Pro64, http:\/\/oss.sgi.com\/projects\/Pro64\/"},{"key":"19_CR12","unstructured":"Lin, Y.-C., You, Y.-P., Lee, J.-K.: Register Allocation for VLIW DSP Processors with Irregular Register Files. In: International Workshop on Languages and Compilers for Parallel Computing, January (2006)"},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"Leupers, R.: Instruction scheduling for clustered VLIW DSPs. In: Proceedings of International Conference on Parallel Architecture and Compilation Techniques, October, pp. 291\u2013300 (2000)","DOI":"10.1109\/PACT.2000.888353"},{"key":"19_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1006\/jpdc.1998.1481","volume":"54","author":"G.-H. Hwang","year":"1998","unstructured":"Hwang, G.-H., Lee, J.-K., Ju, R.D.-C.: A Function-Composition Approach to Synthesize Fortran 90 Array Operations. Journal of Parallel and Distributed Computing\u00a054, 1\u201347 (1998)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"19_CR15","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1006\/jpdc.2000.1680","volume":"61","author":"G.-H. Hwang","year":"2001","unstructured":"Hwang, G.-H., Lee, J.-K.: Array Operation Synthesis to Optimize HPF Programs on Distributed Memory Machines. Journal of Parallel and Distributed Computing\u00a061, 467\u2013500 (2001)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Lin, Y.-C., et al.: Compiler Supports and Optimizations for PAC VLIW DSP Processors. In: Languages and Compilers for Parallel Computing (2005)","DOI":"10.1007\/978-3-540-69330-7_34"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Briggs, P., Cooper, K.D., Torczon, L.: Rematerialization. In: Conference on Programming Language Design and Implementation (1992)","DOI":"10.1145\/143095.143143"},{"issue":"Issue 1","key":"19_CR18","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1145\/1124713.1124723","volume":"11","author":"Y.-P. You","year":"2006","unstructured":"You, Y.-P., Lee, C.-R., Lee, J.-K.: Compilers for Leakage Power Reductions. ACM Transactions on Design Automation of Electronic Systems\u00a011(Issue 1), 147\u2013166 (2006)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"19_CR19","volume-title":"ACM EMSOFT","author":"Y.-P. You","year":"2005","unstructured":"You, Y.-P., Huang, C.-W., Lee, J.-K.: A Sink-N-Hoist Framework for Leakage Power Reduction. In: ACM EMSOFT, September 2005, ACM Press, New York (2005)"},{"issue":"Issue 10","key":"19_CR20","doi-asserted-by":"publisher","first-page":"893","DOI":"10.1109\/TPDS.2004.56","volume":"15","author":"P.-S. Chen","year":"2004","unstructured":"Chen, P.-S., et al.: Interprocedural Probabilistic Pointer Analysis. IEEE Transactions on Parallel and Distributed Systems\u00a015(Issue 10), 893\u2013907 (2004)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72521-3_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T04:57:41Z","timestamp":1737089861000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72521-3_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540725206","9783540725213"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72521-3_19","relation":{},"subject":[]}}