{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T11:03:12Z","timestamp":1743159792422,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540725206"},{"type":"electronic","value":"9783540725213"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72521-3_5","type":"book-chapter","created":{"date-parts":[[2007,6,10]],"date-time":"2007-06-10T16:53:29Z","timestamp":1181494409000},"page":"49-63","source":"Crossref","is-referenced-by-count":4,"title":["Data Pipeline Optimization for Shared Memory Multiple-SIMD Architecture"],"prefix":"10.1007","author":[{"given":"Weihua","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Tao","family":"Bao","sequence":"additional","affiliation":[]},{"given":"Binyu","family":"Zang","sequence":"additional","affiliation":[]},{"given":"Chuanqi","family":"Zhu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Diefendorff, K., Dubey, P.K.: How multimedia workloads will change processor design. Computer, pp. 43-45 (Sept. 1997)","DOI":"10.1109\/2.612247"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J.: Register organization for media processing. In: 6th International Symposium on High-Performance Computer Architecture, pp. 375\u2013386 (2000)","DOI":"10.1109\/HPCA.2000.824366"},{"issue":"5","key":"5_CR3","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"Singh, H., Lee, M.H., Bagherzadeh, N.: MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications. IEEE Transaction on Computers\u00a049(5), 465\u2013481 (2000)","journal-title":"IEEE Transaction on Computers"},{"key":"5_CR4","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/FPT.2005.1568524","volume-title":"IEEE International Conference on Field-Programmable Technology","author":"X. Wang","year":"2005","unstructured":"Wang, X., Ziavras, S.G.: A framework for dynamic resource assignment and scheduling on reconfigurable mixed-mode on-chip multiprocessors. In: IEEE International Conference on Field-Programmable Technology, pp. 51\u201358. IEEE Computer Society Press, Los Alamitos (2005)"},{"issue":"2","key":"5_CR5","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/40.918001","volume":"21","author":"B. Khailany","year":"2001","unstructured":"Khailany, B., et al.: Imagine: media processing with streams. IEEE Micro\u00a021(2), 35\u201346 (2001)","journal-title":"IEEE Micro"},{"key":"5_CR6","unstructured":"http:\/\/www.motorala.com"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Gayles, E.S., Kelliher, T.P., Irwin, M.J.: The Design of the MGAP-2: A Micro-Grained Massively Parallel Array. IEEE Transaction on Very Large Scale Integration(VLSI) Systems\u00a08(6) (2000)","DOI":"10.1109\/92.902265"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Komuro, T., Ishikawa, M.: A Dynamically Reconfigurable SIMD Processor for a Vision Chip. IEEE Journal of Solid-State Circuits\u00a039(1) (2004)","DOI":"10.1109\/JSSC.2003.820876"},{"key":"5_CR9","unstructured":"Gebis, J., et al.: VIRAM1: A Media-Oriented Vector Processor with Embedded DRAM. In: 41st Design Automation Student Design Contenst, San Diego, CA, June (2004)"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Hofstee, H.P.: Power Efficient Processor Architecture and The Cell Processor. In: 11th International Conference on High-Performance Computer Architecture, San Francisco, USA, February (2005)","DOI":"10.1109\/HPCA.2005.26"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Venkataramani, G., et al.: Automatic compilation to a coarse-grained reconfigurable system-opn-chip. ACM Transactions on Embedded Computing Systems (TECS)\u00a02(Issue 4) (2003)","DOI":"10.1145\/950162.950167"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Mattson, P., et al.: Communication Scheduling. In: Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, Nov. (2000)","DOI":"10.21236\/ADA419623"},{"key":"5_CR13","volume-title":"ACM SIGPLAN\/SIGBED Conference on Languages","author":"W. Zhang","year":"2006","unstructured":"Zhang, W., et al.: Optimizing Compiler for Shared-Memory Multiple SIMD Architecture. In: ACM SIGPLAN\/SIGBED Conference on Languages, Ottawa, Canada, ACM, New York (2006)"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Jiang, W.H., et al.: Boosting the Performance of Multimedia Applications Using SIMD Instructions. In: The 15th International Conference on Compiler Construction, Edinburgh, Scotland, April (2005)","DOI":"10.1007\/978-3-540-31985-6_5"},{"key":"5_CR15","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1145\/7902.7904","volume":"29","author":"D.A. Padua","year":"1986","unstructured":"Padua, D.A., Wolfe, M.J.: Advanced Compiler optimizations for Supercomputers. Communications of the ACM\u00a029, 1184\u20131201 (1986)","journal-title":"Communications of the ACM"},{"key":"5_CR16","volume-title":"Advanced Compiler Design and Implementation","author":"S.S. Muchnick","year":"1997","unstructured":"Muchnick, S.S.: Advanced Compiler Design and Implementation. Morgan Kaufmann, San Francisco (1997)"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Capitanio, A., Dutt, N., Nicolau, A.: Partitioned register files for VLIWs: A preliminary analysis of trade-offs. In: Proceedings of the 25th Annual International Symposium on Microarchitecture, Dec., pp. 292\u2013300 (1992)","DOI":"10.1145\/144965.145839"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Fernandes, M., Llosa, J., Topham, N.: Distributed modulo scheduling. In: Proceedings of the 5th Annual International Conference on High Performance Computer Architecture, Jan., pp. 130\u2013134 (1999)","DOI":"10.1109\/HPCA.1999.744349"},{"key":"5_CR19","first-page":"30","volume-title":"ACM SIGPLAN Conference on Programming Language Designand Implementation","author":"M.E. Wolf","year":"1991","unstructured":"Wolf, M.E., Lam, M.S.: A Data Locality Optimizing Algorithm. In: ACM SIGPLAN Conference on Programming Language Designand Implementation, pp. 30\u201344. ACM Press, New York (1991)"},{"key":"5_CR20","unstructured":"Slingerland, N.T., Smith, A.J.: Multimedia Instruction Sets for General Purpose Microprocessors: A Survey.Technical Report CSD-00-, Univ. of California at Berkeley Computer Science, Dec.2000 (1122)"},{"issue":"8","key":"5_CR21","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1109\/TC.2003.1223637","volume":"52","author":"D. Talla","year":"2003","unstructured":"Talla, D., John, L.K., Burger, D.C.: Bottlenecks in Multimedia Processing with SIMD-Style Extensions and Architectural Enhancements. IEEE Transactions on Computers\u00a052(8), 1015\u20131031 (2003)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72521-3_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T04:56:52Z","timestamp":1737089812000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72521-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540725206","9783540725213"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72521-3_5","relation":{},"subject":[]}}