{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,10]],"date-time":"2026-11-10T21:48:10Z","timestamp":1794347290889,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540725893","type":"print"},{"value":"9783540725909","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-72590-9_139","type":"book-chapter","created":{"date-parts":[[2007,7,16]],"date-time":"2007-07-16T15:12:59Z","timestamp":1184598779000},"page":"921-924","source":"Crossref","is-referenced-by-count":0,"title":["Power-Directed Software Prefetching Algorithm with Dynamic Voltage Scaling"],"prefix":"10.1007","author":[{"given":"Juan","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yong","family":"Dong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huizhan","family":"Yi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuejun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"139_CR1","unstructured":"Mowry, T.C.: Tolerating Latency Through Software-Controlled Data Prefetching. Ph.D. thesis. Stanford University. Computer System Laboratory (March 1994)"},{"key":"139_CR2","doi-asserted-by":"crossref","unstructured":"Agarwal, D.N., Pamnani, S.N., Qu, G., Yeung, D.: Transferring Performance Gain from Software Prefetching to Energy Reduction. In: Proceedings of the 2004 International Symposium on Circuits and Systems, Vancouver, Canada (May 2004)","DOI":"10.1109\/ISCAS.2004.1329253"},{"key":"139_CR3","unstructured":"Badawy, A.-H., Aggarwal, A., et al.: The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems. Journal of Instruction-Level Parallelism (2004)"},{"key":"139_CR4","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proceedings of 27th International Symposium on Computer Architecture, June 2000, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"}],"container-title":["Lecture Notes in Computer Science","Computational Science \u2013 ICCS 2007"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72590-9_139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T22:49:54Z","timestamp":1550443794000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72590-9_139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540725893","9783540725909"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72590-9_139","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-3-540-72590-9","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007]]}}}