{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:49:22Z","timestamp":1725486562461},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540726845"},{"type":"electronic","value":"9783540726852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72685-2_14","type":"book-chapter","created":{"date-parts":[[2007,6,30]],"date-time":"2007-06-30T01:31:29Z","timestamp":1183167089000},"page":"142-153","source":"Crossref","is-referenced-by-count":2,"title":["A Unified Compressed Cache Hierarchy Using Simple Frequent Pattern Compression and Partial Cache Line Prefetching"],"prefix":"10.1007","author":[{"given":"Xinhua","family":"Tian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. Hennessy","year":"1996","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Francisco (1996)"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Alameldeen, A., Wood, D.: Adaptive Cache Compression for High-Performance Processor. In: Proc. ISCA-31 (2004)","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"14_CR3","unstructured":"Chen, D., Peserico, E., Rudolph, L.: A Dynamically Partitionable Compressed Cache. In: Proceeding of the Singapore-MIT Alliance Symposium (January 2003)"},{"key":"14_CR4","unstructured":"Lee, J.-S., Hong, W.-K., Kim, S.-D.: Design and Evaluation of a Selective Compressed Memory System. In: Proceedings of International Conference on Computer Design (ICCD\u201999), October 1999, pp. 184\u2013191 (1999)"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Lee, J.-S., Hong, W.-K., Kim, S.-D.: Adaptive Methods to Minimize Decompression Overhead for Compressed On-chip Cache. International Journal of Computers and Application\u00a025(2) (2003)","DOI":"10.1080\/1206212X.2003.11441690"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Yang, J., Zhang, Y., Gupta, R.: Frequent Value Compression in Data Caches. In: Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture, December 2000, pp. 258\u2013265 (2000)","DOI":"10.1145\/360128.360154"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Hallnor, E., Reinhardt, S.: A Unified Compressed Memory Hierarchy. In: Proceedings of the 11th Int\u2019l Symposium on High-Performance Computer Architecture, HPCA-11 (2005)","DOI":"10.1109\/HPCA.2005.4"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Franaszek, P., Robinson, J., Thomas, J.: Parallel Compression with Cooperative Dictionary Construction. In: Proc. Data Compression Conf., pp. 200\u2013209 (1996)","DOI":"10.1109\/DCC.1996.488325"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Abali, B., Franke, H., Xiaowei, S., et al.: Performance of Hardware Compressed Main Memory. In: Proc. 7th Int\u2019l Symp. on High-Performance Computer Architecture, pp. 73\u201381 (2001)","DOI":"10.1109\/HPCA.2001.903253"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Arch. News (1997)","DOI":"10.1145\/268806.268810"},{"key":"14_CR11","unstructured":"Alameldeen, A.R., Wood, D.A.: Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches. Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison (April 2004)"},{"key":"14_CR12","unstructured":"Kjelso, M., et al.: Design and Performance of a Main Memory Hardware Data Compressor. In: Proc. EUROMICRO Conference (1996)"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, Y., et al.: Frequent Value Locality and Value Centric Data Cache Design. In: Proc. ASPLOS (2000)","DOI":"10.1145\/378993.379235"},{"key":"14_CR14","unstructured":"Pujara, P., Aggarwal, A.: Restrictive Compression Techniques to Increase Level 1 Cache Capacity. In: International Conference on Computer Design (2005)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Gupta, R.: Enabling Partial Cache Line Prefetching Through Data Compression. In: ICPP 2000, pp. 277\u2013285 (2003), http:\/\/www.informatik.uni-trier.de\/~ley\/db\/conf\/icpp\/icpp2003.html","DOI":"10.1109\/ICPP.2003.1240590"},{"key":"14_CR16","unstructured":"Lee, J.-S., Hong, W.-K., Kim, S.-D.: Design and Evaluation of a Selective Compressed Memory System. In: Proceedings of International Conference on Computer Design (ICCD\u201999), October 1999, pp. 184\u2013191 (1999)"},{"key":"14_CR17","unstructured":"Arramreddy, S., Har, D., Mak, K., et al.: IBM X-Press Memory Compression Technology Debuts in a ServerWorks NorthBridge. In: Hot Chips 12 (2000)"},{"key":"14_CR18","doi-asserted-by":"publisher","first-page":"1365","DOI":"10.1016\/S1383-7621(00)00030-8","volume":"46","author":"J.S. Lee","year":"2000","unstructured":"Lee, J.S., Hong, W.K., Kim, S.D.: An on-chip cache compression technique to reduce decompression overhead and design complexity. Journal of Systems Architecture\u00a046, 1365\u20131382 (2000)","journal-title":"Journal of Systems Architecture"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Roy, S., Kumar, R., Prvulovic, M.: Improving System Performance with Compressed Memory. In: Proc. 15th Int\u2019l Parallel and Distributed Processing Symp., Apr. 2001, pp. 630\u2013636 (2001)","DOI":"10.1109\/IPDPS.2001.925011"},{"key":"14_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1007\/11574859_3","volume-title":"Power-Aware Computer Systems","author":"S. Kumar","year":"2005","unstructured":"Kumar, S., Pujara, P., Aggarwal, A.: Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2004. LNCS, vol.\u00a03471, pp. 30\u201345. Springer, Heidelberg (2005)"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72685-2_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T09:45:20Z","timestamp":1619516720000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72685-2_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540726845","9783540726852"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72685-2_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}