{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:49:08Z","timestamp":1725486548245},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540726845"},{"type":"electronic","value":"9783540726852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72685-2_22","type":"book-chapter","created":{"date-parts":[[2007,6,29]],"date-time":"2007-06-29T21:31:29Z","timestamp":1183152689000},"page":"229-240","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Implementation Method of Arbiter for the ML-AHB Busmatrix"],"prefix":"10.1007","author":[{"given":"Soo Yun","family":"Hwang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeong Jun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyoung Son","family":"Jhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1007\/978-3-540-30102-8_30","volume-title":"Advances in Computer Systems Architecture","author":"K.-S. Jhang","year":"2004","unstructured":"Jhang, K.-S., Yi, K., Hwang, S.Y.: A two-level on-chip bus system based on multiplexers. In: Yew, P.-C., Xue, J. (eds.) ACSAC 2004. LNCS, vol.\u00a03189, pp. 363\u2013372. Springer, Heidelberg (2004)"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Liang, J., Swaminathan, S., Tessier, R.: ASOC: a scalable, single chip communications architecture. In: Parallel Architectures and Compilation Techniques, 15-19 Oct. 2000, pp. 37\u201346 (2000)","DOI":"10.1109\/PACT.2000.888329"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Langen, D., Brinkmann, A., Ruckert, U.: High Level Estimation of the Area and Power Consumption of On-Chip Interconnects. In: Proc. of the 13th Annual IEEE International ASIC\/SOC Conference, Sep. 2000, pp. 297\u2013301 (2000)","DOI":"10.1109\/ASIC.2000.880753"},{"issue":"4","key":"22_CR4","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1109\/5.920579","volume":"89","author":"D. Sylvester","year":"2001","unstructured":"Sylvester, D., Keutzer, K.: Impact of small process geometries on microarchitectures in systems on a chip. Proceedings of the IEEE\u00a089(4), 467\u2013489 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"Wielage, P., Goossens, K.: Networks on silicon: blessing or nightmare? In: Symp. Digital system design, Dortmund, Germany, 4-6 Sep. 2002, pp. 196\u2013200 (2002)","DOI":"10.1109\/DSD.2002.1115369"},{"key":"22_CR6","unstructured":"ARM, AMBA Specification Rev. 2.0. ARM Limited (1999)"},{"key":"22_CR7","unstructured":"AMBA AHB BusMatrix Specification. Document Number ARM DUI 0092C"},{"key":"22_CR8","unstructured":"IBM, 32-bit Processor local bus architecture specification, Version 2.9. IBM Corporation (2001)"},{"key":"22_CR9","unstructured":"Silicore, Wishbone system-on-chip (SoC) interconnection architecture for portable IP cores, Revision: B.1. Silicore corporation (2001)"},{"key":"22_CR10","unstructured":"Sonics, Sonics uNetworks technical overview. Sonics inc. (June 2000)"},{"issue":"4","key":"22_CR11","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/40.612211","volume":"17","author":"D. Flynn","year":"1997","unstructured":"Flynn, D.: AMBA: Enabling Reusable On-chip Designs. IEEE Micro\u00a017(4), 20\u201327 (1997)","journal-title":"IEEE Micro"},{"key":"22_CR12","unstructured":"Kim, N.-J., Lee, H.-J.: Design of AMBATM Wrappers for Multiple-Clock Operations. In: ICCCAS 2004, International Conference on Communications, Circuits and Systems, June 2004, vol. 2, pp. 1438\u20131442 (2004)"},{"issue":"3","key":"22_CR13","doi-asserted-by":"crossref","first-page":"397","DOI":"10.4218\/etrij.06.0205.0059","volume":"28","author":"S.Y. Hwang","year":"2006","unstructured":"Hwang, S.Y., et al.: An Ameliorated Design Method of ML-AHB BusMatrix. ETRI Journal\u00a028(3), 397\u2013400 (2006)","journal-title":"ETRI Journal"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72685-2_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:03:35Z","timestamp":1605744215000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72685-2_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540726845","9783540726852"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72685-2_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}