{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:49:11Z","timestamp":1725486551180},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540726845"},{"type":"electronic","value":"9783540726852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72685-2_24","type":"book-chapter","created":{"date-parts":[[2007,6,29]],"date-time":"2007-06-29T21:31:29Z","timestamp":1183152689000},"page":"249-260","source":"Crossref","is-referenced-by-count":0,"title":["Handling Control Data Flow Graphs for a Tightly Coupled Reconfigurable Accelerator"],"prefix":"10.1007","author":[{"given":"Hamid","family":"Noori","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[]},{"given":"Morteza Saheb","family":"Zamani","sequence":"additional","affiliation":[]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Auguin, M., Bianco, L., Capella, L., Gresset, E.: Partitioning conditional data flow graphs for embedded system design. In: Proc. of ASAP 2000, pp. 339\u2013348 (2000)","DOI":"10.1109\/ASAP.2000.862404"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Carrillo, J.E., Chow, P.: The effect of reconfigurable units in superscalar processors. In: Proc. of the ACM\/SIGDA FPGA, pp. 141\u2013150 (2001)","DOI":"10.1145\/360276.360328"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Clark, N., Blome, J., Chu, M., Mahlke, S., Biles, S., Flautner, K.: An architecture framework for transparent instruction set customization in embedded processors. In: Proc. ISCA, pp. 272\u2013283 (2005)","DOI":"10.1109\/ISCA.2005.9"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Clark, N., Zhong, H., Mahlke, S.: Processor acceleration through automated instruction set customization. In: MICRO-36 (2003)","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Hauck, S., Fry, T., Hosler, M., Kao, J.: The Chimaera reconfigurable functional unit. In: IEEE Symp. on FPGAs for Custom Computing Machines, pp. 206\u2013217 (1997)","DOI":"10.1109\/FPGA.1997.624608"},{"issue":"6","key":"24_CR6","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"M. Karthikeya","year":"1999","unstructured":"Karthikeya, M., Gajjala, P., Bhatia, D.: Temporal partitioning and scheduling data flow graphs for reconfigurable computers. IEEE Transactions on Computers\u00a048(6), 579\u2013590 (1999)","journal-title":"IEEE Transactions on Computers"},{"key":"24_CR7","volume-title":"Synthesis techniques and optimizations for reconfigurable systems","author":"R. Kastner","year":"2004","unstructured":"Kastner, R., Kaplan, A., Sarrafzadeh, M.: Synthesis techniques and optimizations for reconfigurable systems. Kluwer Academic Publishers, Dordrecht (2004)"},{"key":"24_CR8","unstructured":"Lee, J.E., Kim, Y., Jung, J., Choi, K.: Reconfigurable ALU array architecture with conditional execution. In: International SoC Design Conference, pp. 222\u2013226 (2004)"},{"issue":"11","key":"24_CR9","doi-asserted-by":"publisher","first-page":"1876","DOI":"10.1109\/JSSC.2003.818292","volume":"38","author":"A. Lodi","year":"2003","unstructured":"Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., Guerrieri, R.: A VLIW processor with reconfigurable instruction set for embedded applications. IEEE Journal of Solid-State Circuits\u00a038(11), 1876\u20131886 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Mahlke, S.A., Hank, R.E., McCormick, J.E., August, D.I., Hwu, W.W.: A comparison of full and partial predicated execution support for ILP processors. In: Proc. ISCA, pp. 138\u2013150 (1995)","DOI":"10.1145\/223982.225965"},{"key":"24_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"722","DOI":"10.1007\/11802167_73","volume-title":"Embedded and Ubiquitous Computing","author":"F. Mehdipour","year":"2006","unstructured":"Mehdipour, F., Noori, H., Zamani, M.S., Murakami, K., Inoue, K., Sedighi, M.: Custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit. In: Sha, E., Han, S.-K., Xu, C.-Z., Kim, M.-H., Yang, L.T., Xiao, B. (eds.) EUC 2006. LNCS, vol.\u00a04096, pp. 722\u2013731. Springer, Heidelberg (2006)"},{"issue":"1","key":"24_CR12","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.micpro.2005.03.002","volume":"30","author":"F. Mehdipour","year":"2006","unstructured":"Mehdipour, F., Saheb Zamani, M., Sedighi, M.: An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems. Int. J. of Microprocessors and Microsystems\u00a030(1), 52\u201362 (2006)","journal-title":"Int. J. of Microprocessors and Microsystems"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW\/Reconfigurable matrix architecture. In: DATE, pp. 1224\u20131229 (2004)","DOI":"10.1109\/DATE.2004.1269063"},{"key":"24_CR14","unstructured":"Mibench, http:\/\/www.eecs.umich.edu\/mibench"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Noori, H., Mehdipour, F., Murakami, K., Inoue, K., Saheb Zamani, M.: A reconfigurable functional unit for an adaptive dynamic extensible processor. In: Proc. of IEEE International Conference on Field Programmable Logic and Applications, pp. 781\u2013784 (2006)","DOI":"10.1109\/FPL.2006.311313"},{"key":"24_CR16","unstructured":"Park, J.C., Schlansker, M.S.: On predicated execution. Technical Report HPL-91-58. Hewlett Packard Laboratories (1991)"},{"key":"24_CR17","doi-asserted-by":"crossref","unstructured":"Razdan, R., Smith, M.D.: A high-performance microarchitecture with hardware-programmable functional units. In: MICRO-27 (1994)","DOI":"10.1145\/192724.192749"},{"key":"24_CR18","unstructured":"Simplescalar, http:\/\/www.simplescalar.com"},{"key":"24_CR19","doi-asserted-by":"publisher","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"J.E. Smith","year":"1995","unstructured":"Smith, J.E., Sohi, G.S.: The microarchitecture of superscalar P. Proc. IEEE\u00a083, 1609\u20131624 (1995)","journal-title":"Proc. IEEE"},{"key":"24_CR20","unstructured":"Synopsys Inc., http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html"},{"issue":"11","key":"24_CR21","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S. Vassiliadis","year":"2004","unstructured":"Vassiliadis, S., Gaydadjiev, G., Kuzmanov, G.: The MOLEN polymorphic processor. IEEE Transactions on Computers\u00a053(11), 1363\u20131375 (2004)","journal-title":"IEEE Transactions on Computers"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Characterizing embedded applications for instruction-set extensible processors. In: Proc. Design Automation Conference, pp. 723\u2013728 (2004)","DOI":"10.1145\/996566.996764"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72685-2_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:03:36Z","timestamp":1605744216000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72685-2_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540726845","9783540726852"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72685-2_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}