{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:02:24Z","timestamp":1725487344342},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540726845"},{"type":"electronic","value":"9783540726852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-72685-2_40","type":"book-chapter","created":{"date-parts":[[2007,6,30]],"date-time":"2007-06-30T01:31:29Z","timestamp":1183167089000},"page":"425-436","source":"Crossref","is-referenced-by-count":1,"title":["Improved Way Prediction Policy for Low-Energy Instruction Caches"],"prefix":"10.1007","author":[{"given":"Zhou","family":"Hongwei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Chengyi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Mingxuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"40_CR1","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: DAC\u201998, Los Alamitos, California, U.S., pp. 26\u201331 (1998)","DOI":"10.1145\/277044.277226"},{"key":"40_CR2","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control for Energy Reduction. In: Proc. Of Int. Symp. on Computer Architecture, pp. 132\u2013141 (1998)","DOI":"10.1145\/279361.279377"},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"Powell, M.D., et al.: Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep- Submicron Cache Memories. In: ISLPED2000, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"key":"40_CR4","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: ISCA2001, pp. 240\u2013251 (2001)","DOI":"10.1145\/384285.379268"},{"issue":"2","key":"40_CR5","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N.S. Kim","year":"2004","unstructured":"Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Circuit and Microarchitectural Techniques for Reducing CacheLeakage Power. IEEE Transaction on VLSI Systems\u00a012(2), 167\u2013184 (2004)","journal-title":"IEEE Transaction on VLSI Systems"},{"key":"40_CR6","unstructured":"Zhang, Y., Parikh, D., Sankaranarayanan, K., Skadron, K., Stan, M.R.: Hotleakage: An Architectural, Temperature-aware Model of Subthreshold and Gate Leakage. Tech. Report CS-2003-05, Department of Computer Sciences, University of Virginia (2003)"},{"key":"40_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"588","DOI":"10.1007\/11859802_62","volume-title":"Advances in Computer Systems Architecture","author":"C. Zhang","year":"2006","unstructured":"Zhang, C., Zhou, H., Zhang, M.X., Xing, Z.: An architectural leakage power reduction method for instruction cache in ultra deep submicron microprocessors. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol.\u00a04186, pp. 588\u2013594. Springer, Heidelberg (2006)"},{"key":"40_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/11859802_4","volume-title":"Advances in Computer Systems Architecture","author":"S.W. Chung","year":"2006","unstructured":"Chung, S.W., Skadron, K.: Using Branch Prediction Information for Near-Optimal I-Cache Leakage. In: Jesshope, C., Egan, C. (eds.) ACSAC 2006. LNCS, vol.\u00a04186, pp. 24\u201337. Springer, Heidelberg (2006)"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Inoue, K., Ishihara, T., Murakami, K.: Way-predicting Set-Associative Cache for High performance and Low Energy Consumption. In: Proc. Of 1999 International Symposium on low power Electronics and Design (ISLPED1999), pp. 273\u2013275 (1999)","DOI":"10.1145\/313817.313948"},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: ISCA2002, pp. 147\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"40_CR11","unstructured":"SIA: International Technology Roadmap for Semiconductors (2004)"},{"key":"40_CR12","unstructured":"Segars, S.: Low Power Design Techniques for Microprocessors. ISSCC Tutorial (2001)"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-72685-2_40.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T05:03:43Z","timestamp":1605762223000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-72685-2_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540726845","9783540726852"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-72685-2_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}