{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T04:10:19Z","timestamp":1737432619725,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540730064"},{"type":"electronic","value":"9783540730071"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73007-1_58","type":"book-chapter","created":{"date-parts":[[2007,9,20]],"date-time":"2007-09-20T17:34:35Z","timestamp":1190309675000},"page":"471-478","source":"Crossref","is-referenced-by-count":7,"title":["Interconnecting VLSI Spiking Neural Networks Using Isochronous Connections"],"prefix":"10.1007","author":[{"given":"Stefan","family":"Philipp","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Gr\u00fcbl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karlheinz","family":"Meier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"Schemmel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"58_CR1","unstructured":"The Neural Simulation Technology (NEST) Initiative (2007), Homepage, http:\/\/www.nest-initiative.org"},{"issue":"2-3","key":"58_CR2","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1023\/B:ALOG.0000011170.92377.6e","volume":"38","author":"J. Schemmel","year":"2004","unstructured":"Schemmel, J., Hohmann, S., Meier, K., Sch\u00fcrmann, F.: A mixed-mode analog neural network using current-steering synapses. Analog Integrated Circuits and Signal Processing\u00a038(2-3), 233\u2013244 (2004)","journal-title":"Analog Integrated Circuits and Signal Processing"},{"issue":"1","key":"58_CR3","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TNN.2005.860850","volume":"17","author":"G. Indiveri","year":"2006","unstructured":"Indiveri, G., Chicca, E., Douglas, R.: A VLSI array of low-power spiking neurons and bistable synapses with spike\u2013timing dependent plasticity. IEEE Transactions on Neural Networks\u00a017(1), 211\u2013221 (2006)","journal-title":"IEEE Transactions on Neural Networks"},{"key":"58_CR4","volume-title":"Proceedings of the 2006 International Joint Conference on Neural Networks (IJCNN\u201906)","author":"J. Schemmel","year":"2006","unstructured":"Schemmel, J., Gr\u00fcbl, A., Meier, K., Mueller, E.: Implementing synaptic plasticity in a VLSI spiking neural network model. In: Proceedings of the 2006 International Joint Conference on Neural Networks (IJCNN\u201906), Orlando, IEEE Press, Los Alamitos (2006)"},{"key":"58_CR5","unstructured":"Fieres, J., Gr\u00fcbl, A., Philipp, S., Meier, K., Schemmel, J., Sch\u00fcrmann, F.: A platform for parallel operation of VLSI neural networks. In: Proc. of the 2004 Brain Inspired Cognitive Systems Conference, BICS2004 (2004)"},{"key":"58_CR6","volume-title":"Computer Networks","author":"A.S. Tanenbaum","year":"2004","unstructured":"Tanenbaum, A.S.: Computer Networks. Pearson Education Int., London (2004)"},{"key":"58_CR7","doi-asserted-by":"crossref","unstructured":"Hung, A., Kesidis, G., McKeown, N.: ATM input-buffered switches with guaranteed-rate property. In: Proc. of IEEE ISCC\u201998, Athens, pp. 331\u2013335 (1998)","DOI":"10.1109\/ISCC.1998.702542"},{"key":"58_CR8","doi-asserted-by":"crossref","unstructured":"Li, S., Ansari, N.: Input-queued switching with QoS guarantees. In: Proceedings of IEEE INFOCOM\u201999, New York, pp. 1152\u20131159 (1999)","DOI":"10.1109\/INFCOM.1999.751671"},{"key":"58_CR9","unstructured":"Xilinx, Inc.: Virtex-II Pro Platform FPGA Handbook (2002), http:\/\/www.xilinx.com"},{"key":"58_CR10","unstructured":"Xilinx, Inc.: RocketIO Ttransceiver User Guide (2003), http:\/\/www.xilinx.com"},{"key":"58_CR11","unstructured":"Xilinx, Inc.: Xilinx Application Note 670, Minimizing Receiver Elastic Buffer Delay in the Virtex-II Pro RocketIO Transceiver (2003), http:\/\/www.xilinx.com"},{"issue":"4","key":"58_CR12","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1145\/359094.359101","volume":"22","author":"D. Br\u00e9laz","year":"1979","unstructured":"Br\u00e9laz, D.: New methods to color the vertices of a graph. Commun. ACM\u00a022(4), 251\u2013256 (1979)","journal-title":"Commun. ACM"},{"key":"58_CR13","unstructured":"Ehrlich, M., Mayr, C., Eisenreich, H., Henker, S., Srowig, A., Gr\u00fcbl, A., Schemmel, J., Sch\u00fcffny, R.: Wafer-Scale VLSI implementations of pulse coupled neural networks. In: Proc. of IEEE SSD07, Hammamet, Tunisia (March 2007)"}],"container-title":["Lecture Notes in Computer Science","Computational and Ambient Intelligence"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73007-1_58.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T03:53:30Z","timestamp":1737431610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73007-1_58"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540730064","9783540730071"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73007-1_58","relation":{},"subject":[]}}