{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:33:23Z","timestamp":1737178403778,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540730934"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73094-1_15","type":"book-chapter","created":{"date-parts":[[2007,6,30]],"date-time":"2007-06-30T05:53:56Z","timestamp":1183182836000},"page":"223-243","source":"Crossref","is-referenced-by-count":6,"title":["Combining Decomposition and Unfolding for STG Synthesis"],"prefix":"10.1007","author":[{"given":"Victor","family":"Khomenko","sequence":"first","affiliation":[]},{"given":"Mark","family":"Schaefer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1007\/BFb0046845","volume-title":"Petri Nets: Central Models and Their Properties","author":"G. Berthelot","year":"1987","unstructured":"Berthelot, G.: Transformations and decompositions of nets. In: Brauer, W., Reisig, W., Rozenberg, G. (eds.) Petri Nets: Central Models and Their Properties. LNCS, vol.\u00a0254, pp. 359\u2013376. Springer, Heidelberg (1987)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Berkel, K.v.: Handshake Circuits: an Asynchronous Architecture for VLSI Programming. International Series on Parallel Computation, vol. 5 (1993)","DOI":"10.1017\/CBO9780511585777"},{"key":"15_CR3","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35-8","author":"R.E. Bryant","year":"1986","unstructured":"Bryant, R.E.: Graph-based algorithms for Boolean function manipulation. IEEE Transactions on Computers\u00a0C-35-8, 677\u2013691 (1986)","journal-title":"IEEE Transactions on Computers"},{"key":"15_CR4","unstructured":"Carmona, J.: Structural Methods for the Synthesis of Well-Formed Concurrent Specifications. PhD thesis, Univ. Polit\u00e8cnica de Catalunya (2003)"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Carmona, J., Cortadella, J.: ILP models for the synthesis of asynchronous control circuits. In: Proc. of the IEEE\/ACM International Conference on Computer Aided Design, pp. 818\u2013825 (2003)","DOI":"10.1109\/ICCAD.2003.159771"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Carmona, J., Cortadella, J.: State encoding of large asynchronous controllers. In: DAC 2006, pp. 939\u2013944 (2006)","DOI":"10.1145\/1146909.1147148"},{"key":"15_CR7","unstructured":"Chu, T.-A.: Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD thesis, MIT (1987)"},{"key":"15_CR8","first-page":"315","volume":"E80-D, 3","author":"J. Cortadella","year":"1997","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: PETRIFY: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Trans. Information and Systems\u00a0E80-D, 3, 315\u2013325 (1997)","journal-title":"IEICE Trans. Information and Systems"},{"key":"15_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","volume-title":"Logic Synthesis of Asynchronous Controllers and Interfaces","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, Heidelberg (2002)"},{"issue":"1","key":"15_CR10","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1093\/comjnl\/45.1.12","volume":"45","author":"D. Edwards","year":"2002","unstructured":"Edwards, D., Bardsley, A.: BALSA: an Asynchronous Hardware Synthesis Language. The Computer Journal\u00a045(1), 12\u201318 (2002)","journal-title":"The Computer Journal"},{"issue":"3","key":"15_CR11","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1023\/A:1014746130920","volume":"20","author":"J. Esparza","year":"2002","unstructured":"Esparza, J., R\u00f6mer, S., Vogler, W.: An improvement of McMillan\u2019s unfolding algorithm. Formal Methods in System Design\u00a020(3), 285\u2013310 (2002)","journal-title":"Formal Methods in System Design"},{"key":"15_CR12","unstructured":"International technology roadmap for semiconductors: Design (2005) URL: www.itrs.net\/Links\/2005ITRS\/Design2005.pdf"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Khomenko, V.: Model Checking Based on Prefixes of Petri Net Unfoldings. PhD thesis, School of Computing Science, Newcastle University (2003)","DOI":"10.1007\/3-540-45657-0_49"},{"key":"15_CR14","series-title":"Lecture Notes in Computer Science","volume-title":"CONCUR 2001 - Concurrency Theory","author":"V. Khomenko","year":"2001","unstructured":"Khomenko, V., Koutny, M.: Towards an efficient algorithm for unfolding Petri nets. In: Larsen, K.G., Nielsen, M. (eds.) CONCUR 2001. LNCS, vol.\u00a02154, Springer, Heidelberg (2001)"},{"issue":"2","key":"15_CR15","first-page":"1","volume":"62","author":"V. Khomenko","year":"2004","unstructured":"Khomenko, V., Koutny, M., Yakovlev, A.: Detecting state coding conflicts in STG unfoldings using SAT. Fundamenta Informaticae\u00a062(2), 1\u201321 (2004)","journal-title":"Fundamenta Informaticae"},{"issue":"1\u20132","key":"15_CR16","first-page":"49","volume":"70","author":"V. Khomenko","year":"2006","unstructured":"Khomenko, V., Koutny, M., Yakovlev, A.: Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT. Fundamenta Informaticae\u00a070(1\u20132), 49\u201373 (2006)","journal-title":"Fundamenta Informaticae"},{"key":"15_CR17","unstructured":"Khomenko, V., Schaefer, M.: Combining decomposition and unfolding for STG synthesis. Technical Report 2006-01, University of Augsburg (2006) URL: http:\/\/www.Informatik.Uni-Augsburg.DE\/skripts\/techreports\/"},{"issue":"5","key":"15_CR18","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/ip-cdt:20030831","volume":"150","author":"A. Madalinski","year":"2003","unstructured":"Madalinski, A., Bystrov, A., Khomenko, V., Yakovlev, A.: Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design. IEE Proceedings: Computers and Digital Techniques\u00a0150(5), 285\u2013293 (2003)","journal-title":"IEE Proceedings: Computers and Digital Techniques"},{"issue":"4","key":"15_CR19","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T. Murata","year":"1989","unstructured":"Murata, T.: Petri Nets: Properties, Analysis and Applications. Proc. of the IEEE\u00a077(4), 541\u2013580 (1989)","journal-title":"Proc. of the IEEE"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Semenov, A.: Verification and Synthesis of Asynchronous Control Circuits Using Petri Net Unfolding. PhD thesis, Newcastle University (1997)","DOI":"10.1145\/240518.240530"},{"key":"15_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1007\/978-3-540-31982-5_22","volume-title":"Foundations of Software Science and Computational Structures 2005","author":"M. Schaefer","year":"2005","unstructured":"Schaefer, M., Vogler, W.: Component refinement and CSC solving for STG decomposition. In: Sassone, V. (ed.) FOSSACS 2005. LNCS, vol.\u00a03441, pp. 348\u2013363. Springer, Heidelberg (2005)"},{"key":"15_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1007\/11494744_21","volume-title":"Applications and Theory of Petri Nets 2005","author":"M. Schaefer","year":"2005","unstructured":"Schaefer, M., Vogler, W., Jan\u010dar, P.: Determinate STG decomposition of marked graphs. In: Ciardo, G., Darondeau, P. (eds.) ICATPN 2005. LNCS, vol.\u00a03536, pp. 365\u2013384. Springer, Heidelberg (2005)"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Schaefer, M., Vogler, W., Wollowski, R., Khomenko, V.: Strategies for optimised STG decomposition. In: Proc. of ACSD (2006)","DOI":"10.1109\/ACSD.2006.30"},{"key":"15_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1007\/3-540-65306-6_21","volume-title":"Lectures on Petri Nets I: Basic Models","author":"A. Valmari","year":"1998","unstructured":"Valmari, A.: The State Explosion Problem. In: Reisig, W., Rozenberg, G. (eds.) Lectures on Petri Nets I: Basic Models. LNCS, vol.\u00a01491, pp. 429\u2013528. Springer, Heidelberg (1998)"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Vogler, W., Kangsah, B.: Improved decomposition of signal transition graphs. In: ACSD 2005, pp. 244\u2013253 (2005)","DOI":"10.1109\/ACSD.2005.21"},{"key":"15_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1007\/3-540-36190-1_5","volume-title":"Concurrency and Hardware Design","author":"W. Vogler","year":"2002","unstructured":"Vogler, W., Wollowski, R.: Decomposition in asynchronous circuit design. In: Cortadella, J., Yakovlev, A.V., Rozenberg, G. (eds.) Concurrency and Hardware Design. LNCS, vol.\u00a02549, pp. 152\u2013190. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Petri Nets and Other Models of Concurrency \u2013 ICATPN 2007"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73094-1_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T00:53:17Z","timestamp":1737161597000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73094-1_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540730934"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73094-1_15","relation":{},"subject":[]}}