{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T16:10:40Z","timestamp":1737389440149,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540731092"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73111-5_132","type":"book-chapter","created":{"date-parts":[[2007,8,23]],"date-time":"2007-08-23T10:12:33Z","timestamp":1187863953000},"page":"1210-1219","source":"Crossref","is-referenced-by-count":0,"title":["A Routing Algorithm for Random Error Tolerance in Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Lei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"132_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W.J.T.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference, pp. 684\u2013689 ( 2001)","DOI":"10.1109\/DAC.2001.935594"},{"key":"132_CR2","doi-asserted-by":"crossref","unstructured":"Dumitras, T.K., S., Marculescu, R.: Towards On-Chip Fault-Tolerant Communication, Design Automation Conference, pp. 225\u2013232 ( 2003)","DOI":"10.1145\/1119772.1119817"},{"key":"132_CR3","doi-asserted-by":"crossref","unstructured":"Pirretti, M.L., M.G., Brooks, R.R., Vijaykrishnan, N., Kandemir, M., Irwin, M.J: Fault Tolerant Algorithms for Network-On-Chip Interconnect. In: IEEE International Annual Symposium on VLSI, pp. 46\u201351 ( 2004)","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"132_CR4","doi-asserted-by":"crossref","unstructured":"Murali, S.: Analysis of Error Recover Schemes for Networks on Chips. IEEE Design & Test\u00a022(5) (2005)","DOI":"10.1109\/MDT.2005.104"},{"key":"132_CR5","unstructured":"Heiko, Zimmer.: Fault modeling and error-control coding in a network-on-chip Stockholm: Royal Institute of Technology (2002)"},{"key":"132_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G.D.: Networks on chip: a new paradigm for systems on chip design Design. In: Automation and Test in Europe Conference and Exhibition, pp. 418\u2013419 ( 2002)","DOI":"10.1109\/DATE.2002.998307"},{"key":"132_CR7","doi-asserted-by":"crossref","unstructured":"Sgroi, M., Sheets, M., Mihal, A., Keutzer, K., Malik, S., Rabaey, J., Sangiovanni-Vincentelli, A.: Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In: Design Automation Conference, pp. 667\u2013672 (2001)","DOI":"10.1145\/378239.379045"},{"key":"132_CR8","doi-asserted-by":"crossref","unstructured":"Adriahantenaina, A., Charlery, H., Greiner, A., Mortiez, L., Zeferino, C.A.: SPIN: a scalable, packet switched, on-chip micro-network. Design Automation and Test in Europe Conference and Exhibition, pp. 70\u201373 suppl (2003)","DOI":"10.1109\/DATE.2003.1253808"},{"key":"132_CR9","doi-asserted-by":"crossref","unstructured":"Karim, F., Nguyen, A., Dey, S., Rao, R.: On-Chip Communication Architecture for OC-768 Network Processors. In: Design Automation Conference, pp. 678\u2013683 (2001)","DOI":"10.1145\/378239.379047"},{"key":"132_CR10","doi-asserted-by":"crossref","unstructured":"Rijpkema, E., Goossens, K.G.W., Radulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Waterlander, E.: Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 350\u2013355 (2003)","DOI":"10.1109\/DATE.2003.1253633"},{"key":"132_CR11","unstructured":"The International Technology Roadmap for Semiconductors (2002)"},{"key":"132_CR12","volume-title":"Interconnection Networks: An Engineering Approach","author":"J. Duato","year":"2004","unstructured":"Duato, J., Yalamanchili, S., Li., L.: Interconnection Networks: An Engineering Approach. Morgan Kaufmann, San Francisco (2004)"},{"key":"132_CR13","volume-title":"Probability, Random Variables and Stochastic Processes","author":"A. Papoulis","year":"2002","unstructured":"Papoulis, A., Pillai, S.U.: Probability, Random Variables and Stochastic Processes. McGraw-Hill, New York (2002)"},{"key":"132_CR14","unstructured":"http:\/\/www.imit.kth.se\/info\/FOFU\/NOC\/"}],"container-title":["Lecture Notes in Computer Science","Human-Computer Interaction. HCI Applications and Services"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73111-5_132.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T15:36:04Z","timestamp":1737387364000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73111-5_132"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540731092"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73111-5_132","relation":{},"subject":[]}}