{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:55:02Z","timestamp":1725490502814},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540736226"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73625-7_12","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T12:49:21Z","timestamp":1188391761000},"page":"96-106","source":"Crossref","is-referenced-by-count":0,"title":["Improving TriMedia Cache Performance by Profile Guided Code Reordering"],"prefix":"10.1007","author":[{"given":"Norbert","family":"Esser","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renga","family":"Sundararajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim","family":"Trescher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","unstructured":"Friedman, N.: GNU Rope\u2013a subroutine position optimizer (1998)"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1145\/93542.93550","volume-title":"PLDI 1990","author":"K. Pettis","year":"1990","unstructured":"Pettis, K., Hansen, R.C.: Profile guided code positioning. In: PLDI 1990. Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, pp. 16\u201327. ACM Press, New York (1990)"},{"key":"12_CR3","unstructured":"Philips Semiconductors: TriMedia\n                    TM\n                   Compilation System 5.01 User Manuals, vol. 3, Ch. 8, pp. 173\u2013184 (2006)"},{"key":"12_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1074","DOI":"10.1007\/BFb0002855","volume-title":"Euro-Par \u201997 Parallel Processing","author":"S. Banerjia","year":"1997","unstructured":"Banerjia, S., Havanki, W.A., Conte, T.M.: Treegion scheduling for highly parallel processors. In: Lengauer, C., Griebl, M., Gorlatch, S. (eds.) Euro-Par 1997. LNCS, vol.\u00a01300, pp. 1074\u20131078. Springer, Heidelberg (1997)"},{"key":"12_CR5","first-page":"266","volume-title":"HPCA 1998","author":"W. Havanki","year":"1998","unstructured":"Havanki, W., Banerjia, S., Conte, T.: Treegion scheduling for wide issue processors. In: HPCA 1998. Proceedings of the 4th International Symposium on High-Performance Computer Architecture, Washington, DC, p. 266. IEEE Computer Society Press, Los Alamitos (1998)"},{"key":"12_CR6","first-page":"331","volume-title":"MICRO 38","author":"J.W. Waerdt van de","year":"2005","unstructured":"van de Waerdt, J.W., Vassiliadis, S., Das, S., Mirolo, S., Yen, C., Zhong, B., Basto, C., van Itegem, J.P., Amirtharaj, D., Kalra, K., Rodriguez, P., van Antwerpen, H.: The tm3270 media-processor. In: MICRO 38. Proceedings of the 38th annual IEEE\/ACM International Symposium on Microarchitecture, Washington, DC, pp. 331\u2013342. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"12_CR7","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/70082.68200","volume-title":"ASPLOS-III","author":"S. McFarling","year":"1989","unstructured":"McFarling, S.: Program optimization for instruction caches. In: ASPLOS-III. Proceedings of the third international conference on Architectural support for programming languages and operating systems, pp. 183\u2013191. ACM Press, New York (1989)"},{"key":"12_CR8","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1145\/74925.74953","volume-title":"ISCA 1989","author":"W.W. Hwu","year":"1989","unstructured":"Hwu, W.W., Chang, P.P.: Achieving high instruction cache performance with an optimizing compiler. In: ISCA 1989. Proceedings of the 16th annual international symposium on Computer architecture, pp. 242\u2013251. ACM Press, New York (1989)"},{"key":"12_CR9","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/258915.258931","volume-title":"PLDI 1997","author":"A.H. Hashemi","year":"1997","unstructured":"Hashemi, A.H., Kaeli, D.R., Calder, B.: Efficient procedure mapping using cache line coloring. In: PLDI 1997. Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, pp. 171\u2013182. ACM Press, New York (1997)"},{"key":"12_CR10","first-page":"303","volume-title":"MICRO 30","author":"N. Gloy","year":"1997","unstructured":"Gloy, N., Blackwell, T., Smith, M.D., Calder, B.: Procedure placement using temporal ordering information. In: MICRO 30. Proceedings of the 30th annual ACM\/IEEE international symposium on Microarchitecture, Washington, DC, pp. 303\u2013313. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Kirovski, D., Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Synthesis of power efficient systems-on-silicon. In: Asia and South Pacific Design Automation Conference, pp. 557\u2013562 (1998)","DOI":"10.1109\/ASPDAC.1998.669553"},{"key":"12_CR12","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1145\/368434.368588","volume-title":"ASP-DAC 2000","author":"S.S. Brown","year":"2000","unstructured":"Brown, S.S., Asher, J., Mangione-Smith, W.H.: Offline program re-mapping to improve branch prediction efficiency in embedded systems. In: ASP-DAC 2000. Proceedings of the 2000 conference on Asia South Pacific design automation, pp. 111\u2013116. ACM Press, New York (2000)"},{"key":"12_CR13","first-page":"15","volume-title":"CGO 2004","author":"C.K. Luk","year":"2004","unstructured":"Luk, C.K., Muth, R., Patil, H., Cohn, R., Lowney, G.: Ispike: A post-link optimizer for the Intel\u00ae Itanium\u00ae architecture. In: CGO 2004. Proceedings of the international symposium on Code generation and optimization, Washington, DC, USA, p. 15. IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"12_CR14","unstructured":"Hashemi, A., Kaeli, D., Calder, B.: Procedure mapping using static call graph estimation. In: Proceedings of the Workshop on Interaction between Compiler and Computer Architecture (1997)"},{"key":"12_CR15","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1145\/181993.182001","volume":"22","author":"A. Mendlson","year":"1994","unstructured":"Mendlson, A., Pinter, S.S., Shtokhamer, R.: Compile time instruction cache optimizations. SIGARCH Comput. Archit. News\u00a022, 44\u201351 (1994)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"12_CR16","first-page":"319","volume-title":"COMPCON 1996","author":"S. Rathnam","year":"1996","unstructured":"Rathnam, S., Slavenburg, G.: An architectural overview of the programmable multimedia processor, TM-1. In: COMPCON 1996. Proceedings of the 41st IEEE International Computer Conference, Washington, DC, p. 319. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"12_CR17","unstructured":"van de Waerdt, J.: The TM3270 Media-processor. PhD thesis, Delft University of Technology (2006)"},{"key":"12_CR18","unstructured":"Snyder, W.: Verilator-3.631 (2007)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73625-7_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T09:54:19Z","timestamp":1619517259000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73625-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540736226"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73625-7_12","relation":{},"subject":[]}}