{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:55:03Z","timestamp":1725490503163},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540736226"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73625-7_20","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T12:49:21Z","timestamp":1188391761000},"page":"179-189","source":"Crossref","is-referenced-by-count":9,"title":["Evaluating Large System-on-Chip on Multi-FPGA Platform"],"prefix":"10.1007","author":[{"given":"Ari","family":"Kulmala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erno","family":"Salminen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/611817.611832","volume-title":"Proc. FPGA 2003","author":"C. Chang","year":"2003","unstructured":"Chang, C., Kuusilinna, K., Richards, B., Brodersen, R.W.: Implementation of BEE: a Real-time Large-scale Hardware Emulation Engine. In: Proc. FPGA 2003, Monterey, California, pp. 91\u201399. ACM Press, New York (2003)"},{"key":"20_CR2","first-page":"6","volume-title":"Proc. DATE","author":"H. Krupnova","year":"2004","unstructured":"Krupnova, H.: Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience. In: Proc. DATE, France, vol.\u00a02, pages 6. IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"20_CR3","first-page":"107","volume-title":"Proc. SAMOS","author":"S. Borgio","year":"2006","unstructured":"Borgio, S., et al.: Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA. In: Proc. SAMOS, Samos, pp. 107\u2013114. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"20_CR4","volume-title":"Proc. ISQED","author":"R.B. Mouhoub","year":"2006","unstructured":"Mouhoub, R.B., Hammami, O.: System-level design methodology with direct execution for multiprocessors on SoPC. In: Proc. ISQED, Paris, France, IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"20_CR5","first-page":"487","volume-title":"Proc. FPL","author":"K. Ravindran","year":"2005","unstructured":"Ravindran, K., Satish, N., Jin, Y., Keutzer, K.: An FPGA-based soft multiprocessor system for IPv4 packet forwarding. In: Proc. FPL, Tampere, Finland, pp. 487\u2013492. IEEE Computer Society Press, Los Alamitos (2005)"},{"key":"20_CR6","first-page":"111","volume-title":"Proc. FCCM","author":"A. Patel","year":"2006","unstructured":"Patel, A., et al.: A Scalable FPGA-based Multiprocessor. In: Proc. FCCM, Napa, California, pp. 111\u2013120. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"20_CR7","first-page":"311","volume-title":"Proc. VLSI","author":"J.-G. Niemann","year":"2005","unstructured":"Niemann, J.-G., Porrmann, M., Ruckert, U.: A scalable parallel SoC architecture for network processors. In: Proc. VLSI, pp. 311\u2013313. IEEE Computer Society Press, Los Alamitos (2005)"},{"issue":"2-3","key":"20_CR8","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1007\/s11265-006-7270-6","volume":"43","author":"E. Salminen","year":"2006","unstructured":"Salminen, E., et al.: HIBI Communication Network for System-on-Chip. Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology\u00a043(2-3), 185\u2013205 (2006)","journal-title":"Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology"},{"key":"20_CR9","first-page":"495","volume-title":"Proc. FPL","author":"A. Kulmala","year":"2006","unstructured":"Kulmala, A., H\u00e4m\u00e4l\u00e4inen, T.D., H\u00e4nnik\u00e4inen, M.: Reliable GALS Implementation of MPEG-4 Encoder with Mixed Clock FIFO on Standard FPGA. In: Proc. FPL, Spain, pp. 495\u2013500. IEEE Computer Society Press, Los Alamitos (2006)"},{"key":"20_CR10","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1155\/ES\/2006\/38494","volume":"2006","author":"A. Kulmala","year":"2006","unstructured":"Kulmala, A., Lehtoranta, O., H\u00e4m\u00e4l\u00e4inen, T.D., H\u00e4nnik\u00e4inen, M.: Scalable MPEG-4 Encoder on FPGA Multiprocessor SOC. EURASIP Journal on Embedded Systems\u00a02006, 15 pages (2006)","journal-title":"EURASIP Journal on Embedded Systems"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73625-7_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T09:54:23Z","timestamp":1619517263000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73625-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540736226"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73625-7_20","relation":{},"subject":[]}}