{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T19:10:00Z","timestamp":1737400200888,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540736226"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73625-7_22","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T12:49:21Z","timestamp":1188391761000},"page":"200-210","source":"Crossref","is-referenced-by-count":0,"title":["On-Chip Bus Modeling for Power and Performance Estimation"],"prefix":"10.1007","author":[{"given":"Je-Hoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Young-Shin","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Seok-Man","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kyoung-Rok","family":"Cho","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"22_CR1","first-page":"52","volume-title":"Design and Test of Computers","author":"W.O. Cesario","year":"2002","unstructured":"Cesario, W.O., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.A., Gauthier, L., Diaz-Nava, M.: Multiprocessor SoC platforms:a component-based design approach. In: Design and Test of Computers, December 2002, vol.\u00a019(6), pp. 52\u201363. IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Li, L., Gao, M., Cheng, Z., Zhang, D., He, S.: A new platform-based orthogonal SoC design methodology. In: Proc. 5th ASIC 2003, vol. 1(3) pp. 428\u2013432 (2003)","DOI":"10.1109\/ICASIC.2003.1277578"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"Lahiri, K., Raghunathan, A.: Power analysis of system-level on-chip communication archi-tectures. In: Proc. Of CODES+ISSS 2004, pp. 236\u2013241 (September 2004)","DOI":"10.1145\/1016720.1016777"},{"key":"22_CR4","unstructured":"AMBA Specification Rev2.0, ARM co. (May 1999)"},{"key":"22_CR5","unstructured":"CoreConnect Bus Architecture, IBM Co. (1999)"},{"key":"22_CR6","unstructured":"Peterson, W.: WISHBONE: SoC Architecture Specification, Revision B.2, Silicore Co. (2001)"},{"key":"22_CR7","unstructured":"Lee, S.H., Lee, C.H., Lee, H.J.: A new multi-channel on-chip-bus architecture for system-on-chips. In: Proc. of IEEE International SOC Conference, pp. 305\u2013308 (September 2004)"},{"key":"22_CR8","unstructured":"Ryu, K.K., Shin, E., Mooney, V.J.: A comparison of five different multiprocessor SoC bus architecture. In: Proc. of Euromicro Symposium on Digital Systems Design, pp. 202\u2013209 (September 2001)"},{"issue":"3","key":"22_CR9","doi-asserted-by":"publisher","first-page":"622","DOI":"10.1109\/30.883422","volume":"46","author":"S. Okada","year":"2000","unstructured":"Okada, S., Takada, N., Miura, H., Asaeda, T.: System-on-a-chip for digital still camera with VGA-size clip shooting. IEEE Trans. On Consumer Electronics\u00a046(3), 622\u2013627 (2000)","journal-title":"IEEE Trans. On Consumer Electronics"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Srinvasan, S., Li, L., Vijaykrishnan, N.: Simultaneous partitioning and frequency assign-ment for on-chip bus architecture. In: Proc. Design, Automation and Test in Europe, March 2005, vol.\u00a01, pp. 213\u2013218 (2005)","DOI":"10.1109\/DATE.2005.269"},{"key":"22_CR11","unstructured":"http:\/\/www.synopsys.com\/product\/mixedsignal\/nanosim\/"},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Ye, W., Irwin, M.J.: An alternative architecture for on-chip global intercon-nect: segmented bus power modeling. In: Proc. on ACSSC1998, vol.\u00a02, pp. 1062\u20131065 (November 1998)","DOI":"10.1109\/ACSSC.1998.751425"},{"key":"22_CR13","unstructured":"MaxSim developer suite user\u2019s guide Ver 5.0, AXYS Design Automation Inc. (March 2004)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73625-7_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T18:54:00Z","timestamp":1737399240000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73625-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540736226"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73625-7_22","relation":{},"subject":[]}}