{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:54:54Z","timestamp":1725490494243},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540736226"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73625-7_25","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T12:49:21Z","timestamp":1188391761000},"page":"233-240","source":"Crossref","is-referenced-by-count":0,"title":["Resource Conflict Detection in Simulation of Function Unit Pipelines"],"prefix":"10.1007","author":[{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladim\u00edr","family":"Guzma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"25_CR1","volume-title":"Microprocessor Architectures: from VLIW to TTA","author":"H. Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: from VLIW to TTA. John Wiley & Sons, Chichester (1997)"},{"key":"25_CR2","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/183018.183032","volume-title":"Proc. SIGMETRICS 1994","author":"B. Cmelik","year":"1994","unstructured":"Cmelik, B., Keppel, D.: Shade: a fast instruction-set simulator for execution profiling. In: Proc. SIGMETRICS 1994, Nashville, Tennessee, May 1994, pp. 128\u2013137. ACM Press, New York (1994)"},{"key":"25_CR3","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1145\/513918.513927","volume-title":"Proc. DAC 2002","author":"A. Nohl","year":"2002","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H., Hoffmann, A.: A universal technique for fast and flexible instruction-set architecture simulation. In: Proc. DAC 2002, New Orleans, Louisiana, June 2002, pp. 22\u201327. ACM Press, New York (2002)"},{"key":"25_CR4","first-page":"131","volume-title":"Proc. ICCAD 2004","author":"M. Poncino","year":"2004","unstructured":"Poncino, M., Zhu, J.: Dynamosim: a trace-based dynamically compiled instruction set simulator. In: Proc. ICCAD 2004, San Jose, CA, November 2004, pp. 131\u2013136. IEEE\/ACM Press, New York (2004)"},{"key":"25_CR5","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1145\/291069.291063","volume-title":"Proc. ASPLOS-VIII","author":"E. Schnarr","year":"1998","unstructured":"Schnarr, E., Larus, J.R.: Fast out-of-order processor simulation using memoization. In: Proc. ASPLOS-VIII, San Jose, California, October 1998, pp. 283\u2013294. ACM Press, New York (1998), doi:10.1145\/291069.291063"},{"key":"25_CR6","doi-asserted-by":"publisher","first-page":"321","DOI":"10.1145\/378795.378864","volume-title":"Proc. PLDI 2001","author":"E.C. Schnarr","year":"2001","unstructured":"Schnarr, E.C., Hill, M.D., Larus, J.R.: Facile: a language and compiler for high-performance processor simulators. In: Proc. PLDI 2001, Snowbird, Utah, June 2001, pp. 321\u2013331. ACM Press, New York (2001)"},{"key":"25_CR7","doi-asserted-by":"publisher","first-page":"669","DOI":"10.1145\/343647.343888","volume-title":"Proc. DATE 2000","author":"S. Pees","year":"2000","unstructured":"Pees, S., Hoffmann, A., Meyr, H.: Retargeting of compiled simulators for digital signal processors using a machine description language. In: Proc. DATE 2000, Paris, France, March 2000, pp. 669\u2013673. ACM Press, New York (2000)"},{"issue":"4","key":"25_CR8","doi-asserted-by":"publisher","first-page":"815","DOI":"10.1145\/362652.362662","volume":"5","author":"S. Pees","year":"2000","unstructured":"Pees, S., Hoffmann, A., Meyr, H.: Retargetable compiled simulation of embedded processors using a machine description language. ACM T. Des. Autom. Electron. Syst.\u00a05(4), 815\u2013834 (2000)","journal-title":"ACM T. Des. Autom. Electron. Syst."},{"key":"25_CR9","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1145\/334012.334036","volume-title":"Proc. CODES 2000","author":"F. Engel","year":"2000","unstructured":"Engel, F., N\u00fchrenberg, J., Fettweis, G.P.: A generic tool set for application specific processor architectures. In: Proc. CODES 2000, San Diego, CA, pp. 126\u2013130. ACM Press, New York (2000)"},{"key":"25_CR10","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1145\/1119772.1119798","volume-title":"Proc. ASPDAC 2003","author":"J.K. Kim","year":"2003","unstructured":"Kim, J.K., Kim, T.G.: Trace-driven rapid pipeline architecture evaluation scheme for asip design. In: Proc. ASPDAC 2003, Kitakyushu, Japan, pp. 129\u2013134. ACM Press, New York (2003)"},{"key":"25_CR11","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1145\/1065579.1065668","volume-title":"Proc. DAC 2005","author":"H.Y. Kim","year":"2005","unstructured":"Kim, H.Y., Kim, T.G.: Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse. In: Proc. DAC 2005, San Diego, CA, June 2005, pp. 341\u2013344. ACM Press, New York (2005)"},{"key":"25_CR12","first-page":"181","volume-title":"COMPCON75 Digest of Papers","author":"E.S. Davidson","year":"1975","unstructured":"Davidson, E.S., Shar, L.E., Thomas, A.T., Fatel, J.H.: Effective control for pipelined computers. In: COMPCON75 Digest of Papers, February 1975, pp. 181\u2013184. IEEE Computer Society Press, Los Alamitos (1975)"},{"key":"25_CR13","first-page":"1638","volume-title":"Proc. IEEE","author":"P. Faraboschi","year":"2001","unstructured":"Faraboschi, P., Fisher, J.A., Young, C.: Instruction scheduling for instruction level parallel processors. In: Proc. IEEE, Washington, DC, vol.\u00a089, pp. 1638\u20131659. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"25_CR14","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1145\/113445.113465","volume-title":"Proc. PLDI 1991","author":"D.G. Bradlee","year":"1991","unstructured":"Bradlee, D.G., Henry, R.R., Eggers, S.J.: The marion system for retargetable instruction scheduling. In: Proc. PLDI 1991, Toronto, Ontario, Canada, June 1991, pp. 229\u2013240. ACM Press, New York (1991)"},{"key":"25_CR15","volume-title":"Introduction to Algorithms","author":"T.H. Cormen","year":"1999","unstructured":"Cormen, T.H., Leiserson, C.E., R.L.R.: Introduction to Algorithms. The MIT Press, Cambridge, Massachusetts (1999)"},{"key":"25_CR16","unstructured":"J\u00e4\u00e4skel\u00e4inen, P.: Instruction Set Simulator for Transport Triggered Architectures. Master\u2019s thesis, Department of Information Technology, Tampere University of Technology, Tampere, Finland, P.O.Box 553, FIN-33101 Tampere, Finland (Sepember 2005), See \n                    \n                      http:\/\/tce.cs.tut.fi\/"},{"issue":"2","key":"25_CR17","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/BF02700047","volume":"25","author":"V. Bala","year":"1997","unstructured":"Bala, V., Rubin, N.: Efficient instruction scheduling using finite state automata. Int. Journal of Parallel Programming\u00a025(2), 53\u201382 (1997)","journal-title":"Int. Journal of Parallel Programming"},{"key":"25_CR18","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2003","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2003)","edition":"3"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73625-7_25.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T09:54:26Z","timestamp":1619517266000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73625-7_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540736226"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73625-7_25","relation":{},"subject":[]}}