{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:22:06Z","timestamp":1737436926198,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540736226"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73625-7_9","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T12:49:21Z","timestamp":1188391761000},"page":"65-74","source":"Crossref","is-referenced-by-count":8,"title":["Low-Power Twiddle Factor Unit for FFT Computation"],"prefix":"10.1007","author":[{"given":"Teemu","family":"Pitk\u00e4nen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Partanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Wu, C.S., Wu, A.Y.: Modified vector rotational CORDIC (MVR-CORDIC) algorithm and its application to fft. In: Proc. IEEE ISCAS, Geneva, Switzerland, vol.\u00a04, pp. 529\u2013532 (2000)","DOI":"10.1109\/ISCAS.2000.858805"},{"issue":"3","key":"9_CR2","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1109\/TCSII.2003.809714","volume":"50","author":"L. Xiu","year":"2003","unstructured":"Xiu, L., You, Z.: A new frequency synthesis method based on flying-adder architecture. IEEE Trans. Circuits Syst.\u00a050(3), 130\u2013134 (2003)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"2","key":"9_CR3","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1109\/78.124943","volume":"40","author":"N.J. Fliege","year":"1992","unstructured":"Fliege, N.J., Wintermantel, J.: Complex digital oscillator and FSK modulators. IEEE Trans. Signal Processing\u00a040(2), 333\u2013342 (1992)","journal-title":"IEEE Trans. Signal Processing"},{"key":"9_CR4","unstructured":"Chi, J.C., Chen, S.G.: An efficient FFT twiddle factor generator. In: Proc. European Signal Process. Conf., Vienna, Austria, pp. 1533\u20131536 (2004)"},{"issue":"6","key":"9_CR5","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/TASSP.1976.1162854","volume":"24","author":"D. Cohen","year":"1976","unstructured":"Cohen, D.: Simplified control of FFT hardware. IEEE Trans. Acoust., Speech, Signal Processing\u00a024(6), 577\u2013579 (1976)","journal-title":"IEEE Trans. Acoust., Speech, Signal Processing"},{"key":"9_CR6","first-page":"645","volume-title":"Proc. IEEE Workshop Signal Process. Syst.","author":"Y. Chang","year":"1999","unstructured":"Chang, Y., Parhi, K.K.: Efficient FFT implementation using digit-serial arithmetic. In: Proc. IEEE Workshop Signal Process. Syst., Taipei, Taiwan, pp. 645\u2013653. IEEE Computer Society Press, Los Alamitos (1999)"},{"issue":"3","key":"9_CR7","doi-asserted-by":"publisher","first-page":"917","DOI":"10.1109\/78.824693","volume":"48","author":"Y. Ma","year":"2000","unstructured":"Ma, Y., Wanhammar, L.: A hardware efficient control of memory addressing for high-performance FFT processors. IEEE Trans. Signal Processing\u00a048(3), 917\u2013921 (2000)","journal-title":"IEEE Trans. Signal Processing"},{"key":"9_CR8","volume-title":"DSP Integrated Circuits","author":"L. Wanhammar","year":"1999","unstructured":"Wanhammar, L.: DSP Integrated Circuits. Academic Press, San Diego, CA (1999)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Hasan, M., Arslan, T.: FFT coefficient memory reduction technique for OFDM applications. In: Proc. IEEE ICASSP, Orlando, FL, vol.\u00a01, pp. 1085\u20131088 (2002)","DOI":"10.1109\/ICASSP.2002.5743984"},{"key":"9_CR10","volume-title":"Inside the FFT Black Box: Serial and Parallel Fast Fourier Transform Algorithms","author":"E. Chu","year":"2000","unstructured":"Chu, E., George, A.: Inside the FFT Black Box: Serial and Parallel Fast Fourier Transform Algorithms. CRC Press, Boca Raton, FL (2000)"},{"key":"9_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"227","DOI":"10.1007\/11796435_24","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"T. Pitk\u00e4nen","year":"2006","unstructured":"Pitk\u00e4nen, T., M\u00e4kinen, R., Heikkinen, J., Partanen, T., Takala, J.: Low-power, high-performance TTA processor for 1024-point fast Fourier transform. In: Vassiliadis, S., Wong, S., H\u00e4m\u00e4l\u00e4inen, T.D. (eds.) SAMOS 2006. LNCS, vol.\u00a04017, pp. 227\u2013236. Springer, Heidelberg (2006)"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Pitk\u00e4nen, T., M\u00e4kinen, R., Heikkinen, J., Partanen, T., Takala, J.: Transport triggered architecture processor for mixed-radix FFT. In: Proc. Asilomar Conf. Signals, Systems, and Computers, Pacific Grove, CA (2006)","DOI":"10.1109\/ACSSC.2006.356589"},{"key":"9_CR13","volume-title":"Theory and Application of Digital Signal Processing","author":"L.R. Rabiner","year":"1975","unstructured":"Rabiner, L.R., Gold, B.: Theory and Application of Digital Signal Processing. Prentice Hall, Englewood Cliffs (1975)"},{"issue":"12","key":"9_CR14","doi-asserted-by":"publisher","first-page":"2921","DOI":"10.1109\/78.175736","volume":"40","author":"J. Granata","year":"1992","unstructured":"Granata, J., Conner, M., Tolimieri, R.: Recursive fast algorithms and the role of the tensor product. IEEE Trans. Signal Processing\u00a040(12), 2921\u20132930 (1992)","journal-title":"IEEE Trans. Signal Processing"},{"issue":"9","key":"9_CR15","doi-asserted-by":"publisher","first-page":"1536","DOI":"10.1109\/TCOMM.2003.816998","volume":"51","author":"D. Akopian","year":"2003","unstructured":"Akopian, D., Takala, J., Astola, J., Saarinen, J.: Multistage interconnection networks for parallel Viterbi decoders. IEEE Trans. Commun.\u00a051(9), 1536\u20131545 (2003)","journal-title":"IEEE Trans. Commun."},{"issue":"2","key":"9_CR16","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/26.554365","volume":"45","author":"M. B\u00f3o","year":"1997","unstructured":"B\u00f3o, M., Arg\u00fcello, F., Bruguera, J., Doallo, R., Zapata, E.: High-performance VLSI architecture for the Viterbi algorithm. IEEE Trans. Commun.\u00a045(2), 168\u2013176 (1997)","journal-title":"IEEE Trans. Commun."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73625-7_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T18:53:26Z","timestamp":1737399206000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73625-7_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540736226"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73625-7_9","relation":{},"subject":[]}}