{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:15:00Z","timestamp":1725491700396},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540738466"},{"type":"electronic","value":"9783540738473"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73847-3_20","type":"book-chapter","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T23:23:12Z","timestamp":1190157792000},"page":"154-168","source":"Crossref","is-referenced-by-count":12,"title":["Towards Automating Simulation-Based Design Verification Using ILP"],"prefix":"10.1007","author":[{"given":"Kerstin","family":"Eder","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Flach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiou-Wen","family":"Hsueh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"International Technology Roadmap for Semiconductors, Design Chapter, 2005 edn. available at, http:\/\/public.itrs.net\/"},{"issue":"2","key":"20_CR2","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A. Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design & Test of Computers\u00a021(2), 84\u201393 (2004)","journal-title":"IEEE Design & Test of Computers"},{"key":"20_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0302-6","volume-title":"Writing Testbenches: Functional Verification of HDL Models","author":"J. Bergeron","year":"2003","unstructured":"Bergeron, J.: Writing Testbenches: Functional Verification of HDL Models, 2nd edn. Kluwer Academic Publishers, Dordrecht (2003)","edition":"2"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Bose, M., Shin, J., Rudnick, E.M., Dukes, T., Abadir, M.: A genetic approach to automatic bias generation for biased random instruction generation. In: CEC2001: Congress on Evolutionary Computing, pp. 442\u2013448 (May 2001)","DOI":"10.1109\/CEC.2001.934425"},{"key":"20_CR5","volume-title":"HLDVT","author":"M. Braun","year":"2004","unstructured":"Braun, M., Fine, S., Ziv, A.: Enhancing the Efficiency of Bayesian Network Based Coverage Directed Test Generation. In: HLDVT. IEEE International High-Level Validation and Test Workshop, IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Corno, F., Cumani, G., Reorda, M.S., Squillero, G.: Evolutionary test program induction for microprocessor design verification. In: ATS 2002: IEEE Asian Test Symposium, pp. 368\u2013373. Guam (USA) (November 2002)","DOI":"10.1109\/ATS.2002.1181739"},{"issue":"2","key":"20_CR7","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/MDT.2004.1277902","volume":"21","author":"F. Corno","year":"2004","unstructured":"Corno, F., Sanchez, E., Reorda, M.S., Squillero, G.: Automatic Test Program Generation: A Case Study. IEEE Design & Test of Computers\u00a021(2), 102\u2013109 (2004)","journal-title":"IEEE Design & Test of Computers"},{"key":"20_CR8","unstructured":"Fine, S., Levinger, M., Ziv, A.: Apparatus and method for coverage directed test. Patent Number: US2004249618, IBM (US) (December 09, 2004)"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Fine, S., Ziv, A.: Coverage directed test generation for functional verification using Bayesian networks. In: DAC 2003: 40th Design Automation Conference, pp. 286\u2013291. California (USA) (June 2003)","DOI":"10.1145\/775832.775907"},{"key":"20_CR10","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1023\/A:1007460424845","volume":"30","author":"P. Finn","year":"1998","unstructured":"Finn, P., Muggleton, S., Page, D., Srinivasan, A.: Pharmacophore Discovery using the Inductive Logic Programming System Progol. Machine Learning\u00a030, 241\u2013273 (1998)","journal-title":"Machine Learning"},{"key":"20_CR11","unstructured":"Horch, J.: Entwurf eines RISC-Prozessors in der Hardwarebeschreibungssprache VHDL. Technical report, Technische Universitaet Darmstadt Institut fuer Datentechnik (1997)"},{"key":"20_CR12","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1038\/nature02236","volume":"427","author":"R.D. King","year":"2004","unstructured":"King, R.D., Whelan, K.E., Jones, F.M., Reiser, P.G.K., Bryant, C.H., Muggleton, S.H., Kell, D.B., Oliver, S.G.: Functional genomic hypothesis generation and experimentation by a robot scientist. Nature (letters to nature)\u00a0427, 247\u2013251 (2004)","journal-title":"Nature (letters to nature)"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Lachish, O., Marcus, E., Ur, S., Ziv, A.: Hole analysis for functional coverage data. In: DAC2002: 39th Design Automation Conference, New Orleans, Louisiana, USA (June 2002)","DOI":"10.1145\/514117.514119"},{"key":"20_CR14","volume-title":"Inductive Logic Programming. Techniques and Applications","author":"N. Lavrac","year":"1994","unstructured":"Lavrac, N., Dzeroski, S.: Inductive Logic Programming. Techniques and Applications. Ellis Horwood, New York (1994)"},{"key":"20_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-83189-8","volume-title":"Foundations of Logic Programming","author":"J.W. Lloyd","year":"1987","unstructured":"Lloyd, J.W.: Foundations of Logic Programming, 2nd edn. Springer, Heidelberg (1987)","edition":"2"},{"key":"20_CR16","unstructured":"Michie, D., Muggleton, S., Page, D., Srinivasan, A.: To the international computing community: A new East-West challenge. Technical report, Oxford University Computing laboratory, Oxford, UK (1994)"},{"issue":"3-4","key":"20_CR17","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1007\/BF03037227","volume":"13","author":"S. Muggleton","year":"1995","unstructured":"Muggleton, S.: Inverse Entailment and Progol. New Generation Computing\u00a013(3-4), 245\u2013286 (1995)","journal-title":"New Generation Computing"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Nativ, G., Mittermaier, S., Ur, S., Ziv, A.: Cost evaluation of coverage directed test generation for the IBM mainframe. In: ITC 2001: International Test Conference, pp. 793\u2013802 (October 2001)","DOI":"10.1109\/TEST.2001.966701"},{"key":"20_CR19","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1162\/153244304773936009","volume":"4","author":"D. Page","year":"2003","unstructured":"Page, D., Srinivasan, A.: ILP: A Short Look Back and a Longer Look Forward. Journal of Machine Learning Research\u00a04, 415\u2013430 (2003)","journal-title":"Journal of Machine Learning Research"},{"key":"20_CR20","unstructured":"Seger, C.-J.H.: An introduction to formal verification. Technical Report 92-13, UBC, Department of Computer Science, Vancouver, BC, Canada (June 1992)"},{"key":"20_CR21","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1109\/ICEC.1997.592354","volume-title":"Proceedings of the 1997 IEEE International Conference on Evolutionary Computing","author":"J. Smith","year":"1997","unstructured":"Smith, J., Bartley, M., Fogarty, T.: Microprocessor design verification by two-phase evolution of variable length tests. In: Proceedings of the 1997 IEEE International Conference on Evolutionary Computing, pp. 453\u2013458. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"20_CR22","unstructured":"Ur, S., Ziv, A.: Off-the-shelf vs. custom-made coverage models, which is the one for you. In: Proceedings of the 7th International Conference on Software Testing, Analysis and Review (STAR) (May 1998)"},{"key":"20_CR23","doi-asserted-by":"crossref","unstructured":"Wagner, I., Bertacco, V., Austin, T.: StressTest: An automatic approach to test generation via activity monitors. In: DAC 2005: 42nd Design Automation Conference, pp. 783\u2013788, Anaheim, California (USA) (June 2005)","DOI":"10.1109\/DAC.2005.193922"},{"key":"20_CR24","first-page":"521","volume-title":"ICTAI","author":"X. Yu","year":"2002","unstructured":"Yu, X., Fin, A., Fummi, F., Rudnick, E.M.: A Genetic Testing Framework for Digital Integrated Circuits. In: ICTAI. Proceedings of the International Conference on Tools with Artificial Intelligence, p. 521. IEEE Computer Society Press, Los Alamitos (2002)"}],"container-title":["Lecture Notes in Computer Science","Inductive Logic Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73847-3_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:02:43Z","timestamp":1619503363000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73847-3_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540738466","9783540738473"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73847-3_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}