{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:54:10Z","timestamp":1725490450273},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540739395"},{"type":"electronic","value":"9783540739401"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-73940-1_33","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T09:30:14Z","timestamp":1188293414000},"page":"318-327","source":"Crossref","is-referenced-by-count":4,"title":["Latencies of Conflicting Writes on Contemporary Multicore Architectures"],"prefix":"10.1007","author":[{"given":"Josef","family":"Weidendorfer","sequence":"first","affiliation":[]},{"given":"Michael","family":"Ott","sequence":"additional","affiliation":[]},{"given":"Tobias","family":"Klug","sequence":"additional","affiliation":[]},{"given":"Carsten","family":"Trinitis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"33_CR1","unstructured":"Intel Corporation: Intel 64 and IA-32 Architectures: Software Developer\u2019s Manual, Denver, CO, USA (2006)"},{"issue":"6","key":"33_CR2","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/12.286299","volume":"43","author":"J. Torrellas","year":"1994","unstructured":"Torrellas, J., Lam, H.S., Hennessy, J.L.: False sharing and spatial locality in multiprocessor caches. IEEE Trans. Comput.\u00a043(6), 651\u2013663 (1994)","journal-title":"IEEE Trans. Comput."},{"key":"33_CR3","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1145\/285930.285987","volume-title":"ISCA 1998: 25 years of the international symposia on Computer architecture (selected papers)","author":"M.S. Papamarcos","year":"1998","unstructured":"Papamarcos, M.S., Patel, J.H.: A low-overhead coherence solution for multiprocessors with private cache memories. In: ISCA 1998: 25 years of the international symposia on Computer architecture (selected papers), pp. 284\u2013290. ACM Press, New York (1998)"},{"issue":"4","key":"33_CR4","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1986","unstructured":"Archibald, J., Baer, J.-L.: Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst.\u00a04(4), 273\u2013298 (1986)","journal-title":"ACM Trans. Comput. Syst."},{"key":"33_CR5","unstructured":"Bolosky, W.J., Scott, M.L.: False sharing and its effect on shared memory performance. In: Proc. of the USENIX Symposium on Experiences with Distributed and Multiprocessor Systems (SEDMS IV), San Diego, CA, pp. 57\u201371 (1993)"},{"key":"33_CR6","unstructured":"Desikan, R., Burger, D., Keckler, S.W.: Sharing speculation: A mechanism for low-latency access to falsely shared data. Technical Report CS-TR-03-05, The University of Texas at Austin, Department of Computer Sciences, Friday, 11 August, 106 16:16:41 GMT (2003)"},{"key":"33_CR7","unstructured":"Liu, K.C., King, C.T.: On the effectiveness of sectored caches in reducing false sharing misses. In: International Conference on Parallel and Distributed Systems (ICPADS \u201997), December 11-13, 1997, Seoul, Korea, Proceedings, pp. 352\u2013359 (1997)"},{"key":"33_CR8","first-page":"313","volume-title":"ICCD 1995","author":"M. Kadiyala","year":"1995","unstructured":"Kadiyala, M., Bhuyan, L.N.: A dynamic cache sub-block design to reduce false sharing. In: ICCD 1995. Proceedings of the 1995 International Conference on Computer Design, Washington, DC, USA, p. 313. IEEE Computer Society Press, Los Alamitos (1995)"},{"key":"33_CR9","first-page":"414","volume-title":"ISCA 1986","author":"P. Sweazey","year":"1986","unstructured":"Sweazey, P., Smith, A.J.: A class of compatible cache consistency protocols and their support by the ieee futurebus. In: ISCA 1986. Proceedings of the 13th annual international symposium on Computer architecture, pp. 414\u2013423. IEEE Computer Society Press, Los Alamitos (1986)"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73940-1_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T10:36:24Z","timestamp":1558262184000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73940-1_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540739395","9783540739401"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73940-1_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}