{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:53:56Z","timestamp":1725490436813},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540739395"},{"type":"electronic","value":"9783540739401"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73940-1_45","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T13:30:14Z","timestamp":1188307814000},"page":"453-467","source":"Crossref","is-referenced-by-count":3,"title":["Support for Fine-Grained Synchronization in Shared-Memory Multiprocessors"],"prefix":"10.1007","author":[{"given":"Vladimir","family":"Vlassov","sequence":"first","affiliation":[]},{"given":"Oscar Sierra","family":"Merino","sequence":"additional","affiliation":[]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[]},{"given":"Konstantin","family":"Popov","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"45_CR1","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/223982.223985","volume-title":"ISCA 1995","author":"Agarwal","year":"1995","unstructured":"Agarwal, et al.: The MIT Alewife machine: architecture and performance. In: ISCA 1995. Proceedings of the 22 nd Annual International Symposium on Computer Architecture, Margherita Ligure, Italy, pp. 2\u201313. ACM Press, New York (1995)"},{"key":"45_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/77726.255132","volume-title":"ICS 1990","author":"Alverson","year":"1990","unstructured":"Alverson,, et al.: The Tera computer system. In: ICS 1990. Proceedings of the 4 th International Conference on Supercomputing, Amsterdam, The Netherlands, pp. 1\u20136. ACM Press, New York (1990)"},{"key":"45_CR3","volume-title":"Advanced Topics in Dataflow Computing and Multithreading","author":"B. Ang","year":"1995","unstructured":"Ang, B., Arvind, Chiou, D.: StarT the Next Generation: Integrating global caches and dataflow architecture. In: Advanced Topics in Dataflow Computing and Multithreading, IEEE Press, New York (1995)"},{"issue":"4","key":"45_CR4","doi-asserted-by":"publisher","first-page":"598","DOI":"10.1145\/69558.69562","volume":"11","author":"R.N. Arvind","year":"1989","unstructured":"Arvind, R.N., Pingali, K.: I-structures: data structures for parallel computing. ACM Transactions on Programming Languages and Systems (TOPLAS)\u00a011(4), 598\u2013632 (1989)","journal-title":"ACM Transactions on Programming Languages and Systems (TOPLAS)"},{"key":"45_CR5","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/3540543961_26","volume-title":"Proceedings of the 5 th ACM Conference on Functional Programming Languages and Computer Architecture","author":"P. Barth","year":"1991","unstructured":"Barth, P., Nikhil, R., Arvind.: M-structures: extending a parallel, non-strict, functional language with state. In: Proceedings of the 5 th ACM Conference on Functional Programming Languages and Computer Architecture, Cambridge, MA, U.S, pp. 538\u2013568. Springer, Heidelberg (1991)"},{"key":"45_CR6","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1145\/325164.325150","volume-title":"ISCA 1990","author":"D.-K. Chen","year":"1990","unstructured":"Chen, D.-K., Su, H.-M., Yew, P.-C.: The impact of synchronization and granularity on parallel systems. In: ISCA 1990. Proceedings of the 17th Annual International Symposium on Computer Architecture, Seattle, Washington, pp. 239\u2013248. ACM Press, New York (1990)"},{"key":"45_CR7","volume-title":"Parallel Computer Architecture","author":"D.E. Culler","year":"1997","unstructured":"Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Architecture. Morgan Kaufmann, Seattle (1997)"},{"key":"45_CR8","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1145\/1062261.1062268","volume-title":"CF 2005","author":"J. Feo","year":"2005","unstructured":"Feo, J., Harper, D., Kahan, S., Konecny, P.: ELDORADO. In: CF 2005. Proceedings of the 2 nd Conference on Computing Frontiers, Ischia, Italy, pp. 28\u201334. ACM Press, New York (2005)"},{"key":"45_CR9","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1145\/70082.68188","volume-title":"ASPLOS-III:","author":"J. Goodman","year":"1989","unstructured":"Goodman, J., Vernon, M., Woest, P.: Efficient synchronization primitives for large-scale cache-coherent multiprocessors. In: ASPLOS-III: Proceedings of the 3 rd International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, Massachusetts, pp. 64\u201375. ACM Press, New York (1989)"},{"key":"45_CR10","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/ISCA.2004.1310767","volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture","author":"Hammond","year":"2004","unstructured":"Hammond, et al.: Transactional memory coherence and consistency. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, p. 102. IEEE Computer Society, Los Alamitos (2004)"},{"key":"45_CR11","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1109\/ISCA.1993.698569","volume-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture","author":"M. Herlihy","year":"1993","unstructured":"Herlihy, M., Moss, J.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, California, pp. 289\u2013300. ACM Press, New York (1993)"},{"key":"45_CR12","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1145\/264107.264166","volume-title":"Proceedings of the 24 th Annual International Symposium on Computer Architecture","author":"A. K\u00e4gi","year":"1997","unstructured":"K\u00e4gi, A., Burger, D., Goodman, J.: Efficient synchronization: Let them eat QOLB. In: Proceedings of the 24 th Annual International Symposium on Computer Architecture, Denver, Colorado, pp. 170\u2013180. ACM Press, New York (1997)"},{"issue":"12","key":"45_CR13","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"N. Kim","year":"2003","unstructured":"Kim, N., Austin, T., Blaauw, D., Mudge, T., Flautner, K., Hu, J., Irwin, M., Kandemir, M., Narayanan, V.: Leakage current: Moore\u2019s Law meets static power. IEEE Computer\u00a036(12), 68\u201375 (2003)","journal-title":"IEEE Computer"},{"key":"45_CR14","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1007\/978-1-4615-2698-8_7","volume-title":"Multithreaded Computer Architecture: A Summary of the State of the Art","author":"D. Kranz","year":"1994","unstructured":"Kranz, D., Lim, B.H., Agarwal, A., Yeung, D.: Low-cost support for fine-grain synchronization in multiprocessors. In: Multithreaded Computer Architecture: A Summary of the State of the Art, pp. 139\u2013166. Kluwer Academic Publishers, Boston (1994)"},{"key":"45_CR15","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/285930.285979","volume-title":"ISCA 1998","author":"D. Kroft","year":"1998","unstructured":"Kroft, D.: Lockup-free instruction fetch\/prefetch cache organization. In: ISCA 1998. 25 years of the International Symposia on Computer Architecture (selected papers), Barcelona, Spain, pp. 195\u2013201. ACM Press, New York (1998)"},{"key":"45_CR16","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/195473.195490","volume-title":"ASPLOS-VI","author":"B.-H. Lim","year":"1994","unstructured":"Lim, B.-H., Agarwal, A.: Reactive synchronization algorithms for multiprocessors. In: ASPLOS-VI. Proceedings of the 6 th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, U.S, pp. 25\u201335. ACM Press, New York (1994)"},{"issue":"2","key":"45_CR17","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1145\/1150019.1136491","volume":"34","author":"A. McDonald","year":"2006","unstructured":"McDonald, A., Chung, J., Carlstrom, B., Minh, C., Chafi, H., Kozyrakis, C., Olukotun, K.: Architectural semantics for practical transactional memory. ACM SIGARCH Computer Architecture News\u00a034(2), 53\u201365 (2006)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"45_CR18","unstructured":"Merino, O.S., Vlassov, V., Moritz, C.A.: Performance implication of fine-grained synchronization in multiprocessors. Technical Report TRITAIMITLECS R 02:02, Department of Microelectronics and Information Technology (IMIT) Royal Institute of Technology (KTH), Stockholm, Sweden (2002)"},{"key":"45_CR19","doi-asserted-by":"crossref","unstructured":"Moore, K., Bobba, J., Moravan, M., Hill, M., Wood, D.: LogTM: Log-based transactional memory. In: Proceedings of the 12th International Symposium on High-Performance Computer Architecture, pp. 254\u2013265 (February 2006)","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"45_CR20","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1145\/237090.237140","volume-title":"ASPLOS-VII","author":"K. Olukotun","year":"1996","unstructured":"Olukotun, K., Nayfeh, B., Hammond, L., Wilson, K., Chang, K.: The case for a single-chip multiprocessor. In: ASPLOS-VII. Proceedings of the 7 th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, Massachusetts, pp. 2\u201311. ACM Press, New York (1996)"},{"issue":"3","key":"45_CR21","doi-asserted-by":"publisher","first-page":"325","DOI":"10.1109\/5.915377","volume":"89","author":"R. Ronen","year":"2001","unstructured":"Ronen, R., Mendelson, A., Lai, K., Lu, S.-L., Pollack, F., Shen, J.P.: Coming challenges in microarchitecture and architecture. Proceedings of the IEEE\u00a089(3), 325\u2013340 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"45_CR22","doi-asserted-by":"crossref","unstructured":"Sutter, H.: The free lunch is over: A fundamental turn toward concurrency in software. Dr. Dobb\u2019s Journal 30(3) (March 2005)","DOI":"10.1145\/1095408.1095421"},{"key":"45_CR23","doi-asserted-by":"publisher","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","volume-title":"The 22 th Annual International Symposium on Computer Architecture","author":"D. Tullsen","year":"1995","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous multithreading: Maximizing on-chip parallelism. In: The 22 th Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, pp. 392\u2013403. ACM Press, New York (1995)"},{"key":"45_CR24","first-page":"54","volume-title":"HPCA 1999","author":"D. Tullsen","year":"1999","unstructured":"Tullsen, D., Lo, J., Eggers, S., Levy, H.: Supporting fine-grained synchronization on a simultaneous multithreading processor. In: HPCA 1999. Proceedings of the 5th International Symposium on High Performance Computer Architecture, pp. 54\u201358. IEEE Computer Society, Los Alamitos (1999)"},{"issue":"4","key":"45_CR25","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1145\/1105734.1105741","volume":"33","author":"N. Vachharajani","year":"2005","unstructured":"Vachharajani, N., Iyer, M., Ashok, C., Vachharajani, M., August, D., Connors, D.: Chip multi-processor scalability for single-threaded applications. SIGARCH Computer Architecture News\u00a033(4), 44\u201353 (2005)","journal-title":"SIGARCH Computer Architecture News"},{"key":"45_CR26","unstructured":"Vlassov, V., Moritz, C.A.: Efficient fine grained synchronization support using full\/empty tagged shared memory and cache coherency. Technical Report TRITA-IT-R 00:04, Deptartment of Teleinformatics, Royal Institute of Technology (KTH) (December 2000)"},{"key":"45_CR27","unstructured":"Xiaowei, S.: Implementing global cache coherence in *T-NG. Master\u2019s thesis, Department of Electrical Engineering and Computer Science, MIT (May 1995)"},{"key":"45_CR28","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1145\/155332.155352","volume-title":"PPOPP 1993","author":"D. Yeung","year":"1993","unstructured":"Yeung, D., Agarwal, A.: Experience with fine-grain synchronization in MIMD machines for preconditioned conjugate gradient. In: PPOPP 1993. Proceedings of the 4 th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, San Diego, CA, U.S, pp. 187\u2013192. ACM Press, New York (1993)"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73940-1_45.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T23:00:24Z","timestamp":1684018824000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73940-1_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540739395","9783540739401"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73940-1_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}