{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:20:11Z","timestamp":1737436811940,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540739395"},{"type":"electronic","value":"9783540739401"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-73940-1_52","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T13:30:14Z","timestamp":1188307814000},"page":"525-536","source":"Crossref","is-referenced-by-count":0,"title":["SCRF \u2013 A Hybrid Register File Architecture"],"prefix":"10.1007","author":[{"given":"Jer-Yu","family":"Hsu","sequence":"first","affiliation":[]},{"given":"Yan-Zu","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Xuan-Yi","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yeh-Ching","family":"Chung","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"52_CR1","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1145\/1011528.1011529","volume":"1","author":"A. Aleta","year":"2004","unstructured":"Aleta, A., Condina, J.M., Gonzalez, A., Kaeli, D.: Removing Communications in Clustered Microarchitectures through Instruction Replication. ACM Trans. Arch. and Code Opt.\u00a01, 127\u2013151 (2004)","journal-title":"ACM Trans. Arch. and Code Opt."},{"key":"52_CR2","doi-asserted-by":"publisher","first-page":"1227","DOI":"10.1109\/TC.2005.163","volume":"54","author":"E. Gibert","year":"2005","unstructured":"Gibert, E., Sanchez, J., Gonzalez, A.: Distributed Data Cache Designs for Clustered VLIW Processors. IEEE Trans. Computers\u00a054, 1227\u20131241 (2005)","journal-title":"IEEE Trans. Computers"},{"key":"52_CR3","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1109\/TPDS.2005.23","volume":"16","author":"J.M. Parcerisa","year":"2005","unstructured":"Parcerisa, J.M., Sahuquillo, J., Gonzalez, A., Duato, J.: On-chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures. IEEE Trans. Parallel and Distributed Systems\u00a016, 130\u2013144 (2005)","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"doi-asserted-by":"crossref","unstructured":"Terechko, A., Garg, M., Corporaal, H.: Evaluation of Speed and Area of Clustered VLIW Processors. In: Proc. 18th Int. Conf. VLSI Design, pp. 557\u2013563 (2005)","key":"52_CR4","DOI":"10.1109\/ICVD.2005.95"},{"unstructured":"Gangwar, A., Balakrishnan, M., Kumar, A.: Impact of Inter-cluster Communication Mechanisms on ILP in Clustered VLIW Architectures. In: 2nd Workshop on Application Specific Processors, in conj. 36th IEEE\/ACM Annual Int. Symp. Microarchitecture (2003)","key":"52_CR5"},{"unstructured":"Lin, Y.-C., You, Y.-P., Lee, J.-K.: Register Allocation for VLIW DSP Processors with Irregular Register Files. In: Proc. Compilers for Parallel Computers, pp. 45\u201359 (2006)","key":"52_CR6"},{"doi-asserted-by":"crossref","unstructured":"Nagpal, R., Srikant, Y.N.: Integrated Temporal and Spatial Scheduling for Extended Operand Clustered VLIW Processors. In: Proc. 1st Conf. Computing Frontiers, pp. 457\u2013470 (2004)","key":"52_CR7","DOI":"10.1145\/977091.977155"},{"doi-asserted-by":"crossref","unstructured":"Zalamea, J., Llosa, J., Ayguade, E., Valero, M.: Hierarchical Clustered Register File Organization for VLIW Processors. In: Proc. 17th Int. Symp. Parallel and Distributed Processing, p. 77.1 (2003)","key":"52_CR8","DOI":"10.1109\/IPDPS.2003.1213178"},{"doi-asserted-by":"crossref","unstructured":"Zhang, Y., He, H., Sun, Y.: A New Register File Access Architecture for Software Pipelining in VLIW Processors. In: Proc. Conf. Asia and South Pacific Design Automation, vol. 1, pp. 627\u2013630 (2005)","key":"52_CR9","DOI":"10.1145\/1120725.1120979"},{"doi-asserted-by":"crossref","unstructured":"Terechko, A., Le Thenaff, E., Corporaal, H.: Cluster Assignment of Global Values for Clustered VLIW Processors. In: Proc. Int. Conf. Compilers, Architecture and Synthesis for Embedded Systems, pp. 32\u201340 (2003)","key":"52_CR10","DOI":"10.1145\/951710.951717"},{"doi-asserted-by":"crossref","unstructured":"Chaitin, G.J.: Register allocation and spilling via graph coloring. In: Proc. ACM SIGPLAN Symp. Compiler Construction, pp. 98\u2013105 (1982)","key":"52_CR11","DOI":"10.1145\/800230.806984"},{"unstructured":"Trimaran Consortium: The Trimaran Compiler Infrastructure (1998), http:\/\/www.trimaran.org","key":"52_CR12"},{"unstructured":"CCCP research group: Compilers Creating Custom Processors, http:\/\/cccp.eecs.umich.edu","key":"52_CR13"},{"unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In: Proc. 30th ACM\/IEEE Int. Symp. Microarchitecture, pp. 330\u2013350 (1997)","key":"52_CR14"},{"key":"52_CR15","volume-title":"Bulldog: A Compiler for VLIW Architectures","author":"J. Ellis","year":"1985","unstructured":"Ellis, J.: Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge (1985)"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-73940-1_52.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T18:05:48Z","timestamp":1737396348000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-73940-1_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540739395","9783540739401"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-73940-1_52","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}