{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:44Z","timestamp":1759147124675,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540742012"},{"type":"electronic","value":"9783540742050"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74205-0_107","type":"book-chapter","created":{"date-parts":[[2007,7,30]],"date-time":"2007-07-30T04:32:41Z","timestamp":1185769961000},"page":"1032-1041","source":"Crossref","is-referenced-by-count":4,"title":["Test Scheduling for Core-Based SOCs Using Genetic Algorithm Based Heuristic Approach"],"prefix":"10.1007","author":[{"given":"Chandan","family":"Giri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soumojit","family":"Sarkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"107_CR1","doi-asserted-by":"crossref","unstructured":"Marinissen, E.J., Goel, S.K., Lousberg, M.: Wrapper Design for Embedded Core Test. In: Proc. ITC, pp. 911\u2013920 (2000)","DOI":"10.1109\/TEST.2000.894302"},{"key":"107_CR2","doi-asserted-by":"crossref","unstructured":"Chakrabarty, K.: Test Scheduling for Core-Based Systems Using Mixed-Integer Linear Programming. In: IEEE TCAD, pp. 1163\u20131174 (2000)","DOI":"10.1109\/43.875306"},{"key":"107_CR3","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V. Iyengar","year":"2002","unstructured":"Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test Wrapper and Test Access Mechanism Co-Optimization for System-On-Chip. Journal of Electronic Testing: Theory and Applications\u00a018, 18 (2002)","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"107_CR4","doi-asserted-by":"crossref","unstructured":"Huang, Y., et al.: Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Design. In: proc. ATS, pp. 265\u2013270 (2001)","DOI":"10.1109\/ATS.2001.990293"},{"key":"107_CR5","unstructured":"Huang, Y., Reddy, S.M., Cheng, W.-T. ,Reuter, P.: Optimal Core Wrapper Width Selection and SOC Test Scheduling Based On 3D-bin Packing Algorithm. In: Proc. Intl. Test Conference(ITC) Baltimore, pp. 74\u201382 (2002)"},{"key":"107_CR6","doi-asserted-by":"crossref","unstructured":"Ravikumar, C.P., Verma, A., Chandra, G.: A Polynomial Time Algorithm for Power Constrained Testing of Core-Based Systems, In: proc. ATS, pp. 107\u2013112 (1999)","DOI":"10.1109\/ATS.1999.810737"},{"key":"107_CR7","doi-asserted-by":"crossref","unstructured":"Xia, Y., Chrzanowska-Jeske, M., Wang, B., Jeske, M.: Using a Distributed Bin-Packing Approach for Core-based SOC Test Scheduling with Power Constraints. In: Proc. ICCAD, pp. 100\u2013105 (2003 )","DOI":"10.1109\/ICCAD.2003.159677"},{"key":"107_CR8","doi-asserted-by":"crossref","unstructured":"Su, C.-P., Wu, C.-W.: A Graph-Based Approach to Power-Constrained SOC Test Scheduling. Journal of Electronic Testing: Theory and Applications, 45\u201360 (2004)","DOI":"10.1023\/B:JETT.0000009313.23362.fd"},{"key":"107_CR9","doi-asserted-by":"publisher","first-page":"599","DOI":"10.1007\/s10836-005-2911-4","volume":"21","author":"J. Pouget","year":"2005","unstructured":"Pouget, J., Larsson, E., Peng, Z.: Multiple-Constraint Driven System-On-Chip Test Time Optimization. Journal of Electronic Testing:Theory and Applications\u00a021, 599\u2013611 (2005)","journal-title":"Journal of Electronic Testing:Theory and Applications"},{"key":"107_CR10","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/TIM.2003.822712","volume":"53","author":"D. Zhao","year":"2004","unstructured":"Zhao, D., Upadhyay, S.: A Generic Resource Distribution and Test Scheduling Scheme for Embedded Core-Based SOCs. IEEE Trans. Instrumentation and Measurement\u00a053, 318\u2013329 (2004)","journal-title":"IEEE Trans. Instrumentation and Measurement"},{"key":"107_CR11","doi-asserted-by":"crossref","unstructured":"Iyengar, V., Chakrabarty, K.: Precedence-Based, Preemptive, and Power Constrained Test Scheduling for System-On-Chip. In: Proc. VLSI Test Symposium, 368\u2013374 (2001)","DOI":"10.1109\/VTS.2001.923464"},{"key":"107_CR12","doi-asserted-by":"crossref","unstructured":"Koranne, S., Iyengar, V.: On the Use of k-Tuples for SOC Test Schedule Representation. In: Proc. ITC, pp. 539\u2013548 (2002)","DOI":"10.1109\/TEST.2002.1041804"},{"key":"107_CR13","unstructured":"Zou, D., Reddy, S.M., Pomeranz, I. ,Huang, Y.: SOC Test Schdeuling Using Simulated Annealing. In: Proc. VLSI Test Symposium, pp. 325\u2013330 (2003)"},{"key":"107_CR14","doi-asserted-by":"crossref","unstructured":"Wuu, J.\u2013Yi., Chen, T.-C., Chang, Y.-W.: SOC Test Scheduling Using B*-Tree Based Floor Planning Technique. In: Proc. ASP- DAC, pp. 1188\u20131191 (2005)","DOI":"10.1145\/1120725.1120937"},{"key":"107_CR15","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TVLSI.2006.871757","volume":"14","author":"E. Larsson","year":"2006","unstructured":"Larsson, E., Fujiwara, H.: System-On-Chip Test Scheduling with Reconfigurable Core Wrappers. IEEE Trans. VLSI Systems\u00a014, 305\u2013309 (2006)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"107_CR16","doi-asserted-by":"crossref","unstructured":"Ahn, J.H., Kang, S.: SoC Test Scheduling Algorithm Using ACO-Based Rectangle Packing. In: Proc. ICIC, pp. 655\u2013660 (2006)","DOI":"10.1007\/978-3-540-37275-2_82"},{"key":"107_CR17","doi-asserted-by":"crossref","unstructured":"Yu, Y., Peng, X.Y., Peng, Y.: A Test Scheduling Algorithm Based on Two-Stage GA. In: Proc. International Symposium on Instrumentation Science and Technology, pp. 658\u2013662 (2006)","DOI":"10.1088\/1742-6596\/48\/1\/123"},{"key":"107_CR18","doi-asserted-by":"crossref","unstructured":"Marinissen, E.J., Iyengar, V., Chakrabarty, K.: A Set of Benchmarks for Modular Testing of SOCs. In: Proc. Int. Test Conf. pp. 519\u2013528 (2002)","DOI":"10.1109\/TEST.2002.1041802"},{"key":"107_CR19","unstructured":"Melanie Mitchell: An Introduction to Genetic Algorithm, Prentice Hall India"}],"container-title":["Lecture Notes in Computer Science","Advanced Intelligent Computing Theories and Applications. With Aspects of Artificial Intelligence"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74205-0_107.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:23:33Z","timestamp":1737332613000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74205-0_107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540742012","9783540742050"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74205-0_107","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}