{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:27:52Z","timestamp":1747805272863},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74309-5_11","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"90-101","source":"Crossref","is-referenced-by-count":11,"title":["Exploiting Single-Usage for Effective Memory Management"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Piquet","sequence":"first","affiliation":[]},{"given":"Olivier","family":"Rochecouste","sequence":"additional","affiliation":[]},{"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Fu, J.W.C., Patel, J.H., Janssens, B.L.: Stride directed prefetching in scalar processors. In: Proceedings of the 25th annual international symposium on Microarchitecture (1992)"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Johnson, T.L., Connors, D.A., Merten, M.C., mei W. Hwu, W.: Run-time cache bypassing. IEEE Trans. Comput.\u00a048(12) (1999)","DOI":"10.1109\/12.817393"},{"key":"11_CR3","unstructured":"Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., Montesinos, P.: SESC simulator (2005), \n                  \n                    http:\/\/sesc.sourceforge.net"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: Proceedings of the 17th annual international symposium on Computer Architecture (1990)","DOI":"10.1145\/325164.325162"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Chen, W.Y., Mahlke, S.A., Chang, P.P., mei W. Hwu, W.: Data access microarchitectures for superscalar processors with compiler-assisted data prefetching. In: Proceedings of the 24th annual international symposium on Microarchitecture (1991)","DOI":"10.1145\/123465.123478"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Seznec, A.: Analysis of the o-geometric history length branch predictor. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (2005)","DOI":"10.1145\/1080695.1070003"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Snavely, A., Tullsen, D.M., Voelker, G.: Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In: Proceedings of the 2002 international conference on Measurement and modeling of computer systems (2002)","DOI":"10.1145\/511339.511343"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Hsu, L.R., Reinhardt, S.K., Iyer, R., Makineni, S.: Communist, utilitarian, and capitalist cache policies on cmps: caches as a shared resource. In: Proceedings of the 15th international conference on Parallel architectures and compilation techniques (2006)","DOI":"10.1145\/1152154.1152161"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Tyson, G., Farrens, M., Matthews, J., Pleszkun, A.R.: A modified approach to data cache management. In: Proceedings of the 28th annual international symposium on Microarchitecture (1995)","DOI":"10.1109\/MICRO.1995.476816"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Dybdahl, H., Stenstr\u00f6m, P.: Enhancing last-level cache performance by block bypassing and early miss determination. In: Asia-Pacific Computer Systems Architecture Conference (2006)","DOI":"10.1007\/11859802_6"},{"key":"11_CR11","unstructured":"Chi, C. H., Dietz, H.: Improving cache performance by selective cache bypass. In: 22nd Hawaii International Conference on System Sciences (1989)"},{"key":"11_CR12","unstructured":"Rivers, J., Davidson, E.: Reducing conflicts in direct-mapped caches with a temporality-based design. icpp\u00a001 (1996)"},{"key":"11_CR13","unstructured":"Wong, W.A., Baer, J.L.: Modified lru policies for improving second-level cache behavior. In: HPCA (2000)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T01:10:09Z","timestamp":1558487409000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540743088","9783540743095"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}