{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:54Z","timestamp":1725489894416},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_15","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"139-150","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Link Controller for Test Access to IP Core-Based Embedded System Chips"],"prefix":"10.1007","author":[{"given":"Jaehoon","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunbean","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juhee","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungju","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"15_CR1","first-page":"616","volume-title":"Proc. IEEE Int. Test Conf.","author":"E.J. Marinissen","year":"1999","unstructured":"Marinissen, E.J., Zorian, Y., Kapur, R., Taylor, T., Whetsel, L.: Towards a standard for embedded core test: an example. In: Proc. IEEE Int. Test Conf., pp. 616\u2013627. IEEE Computer Society Press, Los Alamitos (1999)"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Zorian, Y.: System-chip test strategies. In: Proc. IEEE\/ACM Design Automation Conf., pp. 752\u2013757 (1998)","DOI":"10.1145\/277044.277234"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Zorian, Y., Marinissen, E.J., Dey, S.: Testing embedded-core based system chips. In: Proc. IEEE Int. Test Conf., pp. 130\u2013143 (1998)","DOI":"10.1109\/TEST.1998.743146"},{"key":"15_CR4","first-page":"368","volume-title":"Proc. IEEE VLSI Test Symp.","author":"V. Iyengar","year":"2001","unstructured":"Iyengar, V., Chakrabarty, K.: Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip. In: Proc. IEEE VLSI Test Symp., pp. 368\u2013374. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"15_CR5","first-page":"284","volume-title":"Proc. IEEE Int. Test Conf.","author":"E.J. Marinissen","year":"1998","unstructured":"Marinissen, E.J., Dingemanse, H., Arendsen, R., Lousberg, M., Bos, G., Wouters, C.: A structured and scalable mechanism for test access to embedded reusable cores. In: Proc. IEEE Int. Test Conf., pp. 284\u2013293. IEEE Computer Society Press, Los Alamitos (1998)"},{"key":"15_CR6","first-page":"1023","volume-title":"Proc. IEEE Int. Test Conf.","author":"V. Iyengar","year":"2001","unstructured":"Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test wrapper and test access mechanism co-optimization for system-on-chip. In: Proc. IEEE Int. Test Conf., pp. 1023\u20131032. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"15_CR7","unstructured":"IEEE Std. 1149.1-2001"},{"key":"15_CR8","unstructured":"IEEE Std. 1500\u20132005"},{"key":"15_CR9","first-page":"69","volume-title":"Proc. IEEE Int. Test Conf.","author":"L. Whetsel","year":"1997","unstructured":"Whetsel, L.: An IEEE1149.1 based test access architecture for ICs with embedded cores. In: Proc. IEEE Int. Test Conf., pp. 69\u201378. IEEE Computer Society Press, Los Alamitos (1997)"},{"key":"15_CR10","first-page":"628","volume-title":"Proc. IEEE Int. Test Conf.","author":"S.F. Oakland","year":"2000","unstructured":"Oakland, S.F.: Considerations for implementing IEEE1149.1 on system-on-a-chip integrated circuits. In: Proc. IEEE Int. Test Conf., pp. 628\u2013637. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"15_CR11","first-page":"1055","volume-title":"Proc. IEEE Int. Test Conf.","author":"L. Whetsel","year":"1999","unstructured":"Whetsel, L.: Addressable test ports an approach to testing embedded cores. In: Proc. IEEE Int. Test Conf., pp. 1055\u20131064. IEEE Computer Society Press, Los Alamitos (1999)"},{"key":"15_CR12","first-page":"8","volume-title":"Proc. IEEE VLSI Test Symp.","author":"D. Bhattacharya","year":"1998","unstructured":"Bhattacharya, D.: Hierarchical test access architecture for embedded cores in an integrated circuit. In: Proc. IEEE VLSI Test Symp., pp. 8\u201314. IEEE Computer Scoiety Press, Los Alamitos (1998)"},{"key":"15_CR13","first-page":"467","volume-title":"Proc. IEEE VLSI Test Symp.","author":"D. Bhattacharya","year":"1999","unstructured":"Bhattacharya, D.: Instruction-driven wake-up mechanisms for snoopy TAP controller. In: Proc. IEEE VLSI Test Symp., pp. 467\u2013472. IEEE Computer Society Press, Los Alamitos (1999)"},{"key":"15_CR14","first-page":"480","volume-title":"Proc. IEEE Int. Test Conf.","author":"S. Harrison","year":"2001","unstructured":"Harrison, S., Noeninckx, G., Horwood, P., Collins, P.: Hierachical boundary-scan a scan chip-set solution. In: Proc. IEEE Int. Test Conf., pp. 480\u2013486. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Dervisoglu, B.I.: A unified DFT architecture for use with IEEE 1149.1 and VSIA\/IEEE P1500 compliant test access controllers. In: Proc. IEEE\/ACM Design Automation Conf., pp. 53\u201358 (2001)","DOI":"10.1145\/378239.378280"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Jianhua, F., Jieyi, L., Wenhua, X., Hongfei, Y.: An improved test access mechanism structure and optimization technique in system-on-chip. In: Proc. Asia and South Pacific \u2013 Design Auto. Conf., pp. D\/23-D\/24 (2005)","DOI":"10.1145\/1120725.1120897"},{"issue":"1","key":"15_CR17","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1109\/TCAD.2005.852440","volume":"25","author":"Q. Xu","year":"2006","unstructured":"Xu, Q., Nicolici, N.: Multifrequency TAM design for hierarchical SOCs. IEEE Trans on Comput.-Aided Des. Integr. Circuits Syst.\u00a025(1), 181\u2013196 (2006)","journal-title":"IEEE Trans on Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"15_CR18","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/TC.2007.250628","volume":"56","author":"A. Sehgal","year":"2007","unstructured":"Sehgal, A., Chakrabarty, K.: Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs. IEEE Trans. on Comput.\u00a056(1), 120\u2013133 (2007)","journal-title":"IEEE Trans. on Comput."},{"key":"15_CR19","first-page":"164","volume-title":"Proc. IEEE Circuits and Systems Midwest Symp.","author":"C.W. Chou","year":"2002","unstructured":"Chou, C.W., Huang, J.R., Hsiao, M.J., Chang, T.Y.: A hierarchical test access mechanism for SoC and the automatic test development flow. In: Proc. IEEE Circuits and Systems Midwest Symp., pp. 164\u2013167. IEEE Computer Society Press, Los Alamitos (2002)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:40Z","timestamp":1619518780000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}