{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:28Z","timestamp":1725489868960},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_17","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T06:34:15Z","timestamp":1187591655000},"page":"163-174","source":"Crossref","is-referenced-by-count":1,"title":["Leakage Energy Reduction in Cache Memory by Software Self-invalidation"],"prefix":"10.1007","author":[{"given":"Kiyofumi","family":"Tanaka","sequence":"first","affiliation":[]},{"given":"Takenori","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"Malik, A., Moyer, W., Cermak, D.: A Low Power Unified Cache Architecture Providing Power and Performance Flexibility. In: Proc. of ISLPED, pp. 241\u2013243 (2000)","DOI":"10.1145\/344166.344610"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Yang, S.H., Powell, M.D., Falsafi, B., Roy, K., Vijaykumar, T.N.: An Integrated Circuit\/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In: Proc. of HPCA, pp. 147\u2013158 (2001)","DOI":"10.1109\/HPCA.2001.903259"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In: Proc. of ISLPED, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: Proc. of 28th ISCA, pp.240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Nii, K., Makino, H., Tujihashi, Y., Morishima, C., Hayakawa, Y., Nunogami, H., Arakawa, T., Hamano, H.: A Low Power SRAM using Auto-Backgate-Controlled MT-CMOS. In: Proc. of ISLPED, pp. 293\u2013298 (1998)","DOI":"10.1145\/280756.280939"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.N.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. of 29th ISCA, pp.148\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Lebeck, A.R., Wood, D.A.: Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors. In: Proc. of ISCA, pp.48\u201359 (1995)","DOI":"10.1145\/223982.223995"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Lai, A.C., Falsafi, B.: Selective, Accurate and Timely Self-Invalidation Using Last-Touch Prediction. In: Proc. of ISCA, pp.139\u2013148 (2000)","DOI":"10.1145\/339647.339669"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Heo, S., Barr, K., Hampton, M., Asanovic, K.: Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines. In: Proc. of 29th ISCA, pp.137\u2013147 (2002)","DOI":"10.1145\/545214.545231"},{"key":"17_CR10","unstructured":"Li, Y., Parikh, D., Zhang, Y., Sankaranarayanan, K., Stan, M., Skadron, K.: State-Preserving vs. Non-State-Preserving Leakage Control in Caches. In: Proc. of DATE 2004, vol. 1, pp.22\u201327 (2004)"},{"key":"17_CR11","unstructured":"Meng, Y., Sherwood, T., Kastner, R.: On the Limits of Leakage Power Reduction in Caches. In: Proc. of 11th HPCA, pp.154\u2013165 (2005)"},{"key":"17_CR12","unstructured":"SPARC International, Inc.: The SPARC Architecture Manual Version 9. Prentice-Hall, Inc. (1994)"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proc. of ISCA, pp.24\u201336 (1995)","DOI":"10.1145\/223982.223990"},{"key":"17_CR14","unstructured":"Wang, Z., McKinley, K.S., Rosenberg, A.L.: Improving Replacement Decisions in Set-Associative Caches. Technical Report, University of Massachusetts, UM-CS-2001-002 (2001)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_17.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:19:41Z","timestamp":1619504381000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}