{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:26Z","timestamp":1725489866393},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_22","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"220-234","source":"Crossref","is-referenced-by-count":3,"title":["A Design Methodology for Performance-Resource Optimization of a Generalized 2D Convolution Architecture with Quadrant Symmetric Kernels"],"prefix":"10.1007","author":[{"given":"Ming Z.","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Vijayan K.","family":"Asari","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"Breitzman, A.F.: Automatic Derivation and Implementation of Fast Convolution Algorithms. PhD Dissertation, Drexel University (2003)","key":"22_CR1"},{"unstructured":"Jamro, E.: Parameterised Automated Generation of Convolvers Implemented in FPGAs. PhD Dissertation, University of Mining and Mentallurgy (2001)","key":"22_CR2"},{"key":"22_CR3","first-page":"429","volume-title":"ISCAS","author":"H.M. Chang","year":"1988","unstructured":"Chang, H.M., Sunwoo, M.H.: An Efficient Programmable 2-D Convolver Chip. In: ISCAS. Proc. of the 1998 IEEE Intl. Symp. on Circuits and Systems, vol.\u00a02, pp. 429\u2013432. IEEE Computer Society Press, Los Alamitos (1988)"},{"key":"22_CR4","first-page":"1897","volume-title":"ISCAS","author":"V. Hecht","year":"1991","unstructured":"Hecht, V., Ronner, K., Pirsch, P.: An Advanced Programmable 2-D Convolution for Real Time Image Processing. In: ISCAS. Proc. of IEEE Intl. Symp. on Circuits and Systems, pp. 1897\u20131900. IEEE Computer Society Press, Los Alamitos (1991)"},{"key":"22_CR5","doi-asserted-by":"publisher","first-page":"876","DOI":"10.1109\/TC.1987.1676982","volume":"C-36","author":"J.H. Kim","year":"1987","unstructured":"Kim, J.H., Alexander, W.E.: A Multiprocessor Architecture for 2-D Digital Filters. IEEE Trans. On Computer\u00a0C-36, 876\u2013884 (1987)","journal-title":"IEEE Trans. On Computer"},{"unstructured":"Nelson, A.E.: Implementation of Image Processing Algorithms on FPGA Hardware. MS Thesis, Vanderbilt University (2000)","key":"22_CR6"},{"key":"22_CR7","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1109\/TPAMI.1987.4767947","volume":"PAMI-9","author":"S.Y. Lee","year":"1987","unstructured":"Lee, S.Y., Aggarwal, J.K.: Parallel 2-D Convolution on a Mesh Connected Array Processor. IEEE Trans. On Pattern Analysis and Machine Intelligence\u00a0PAMI-9, 590\u2013594 (1987)","journal-title":"IEEE Trans. On Pattern Analysis and Machine Intelligence"},{"issue":"3","key":"22_CR8","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.784091","volume":"7","author":"B. Bosi","year":"1999","unstructured":"Bosi, B., Bois, G.: Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing. IEEE Trans. On Very Large Scale Integration (VLSI) Systems\u00a07(3), 299\u2013308 (1999)","journal-title":"IEEE Trans. On Very Large Scale Integration (VLSI) Systems"},{"doi-asserted-by":"crossref","unstructured":"Wiatr, K., Jamro, E.: Constant Coefficient Multiplication in FPGA Structures. In: IEEE Proc. of the 26th Euriomicro Conference, Maastricht, The Netherlands, vol.\u00a01, pp. 252\u2013259 (2000)","key":"22_CR9","DOI":"10.1109\/EURMIC.2000.874640"},{"doi-asserted-by":"crossref","unstructured":"Samueli, H.: An Improved Search Algorithm for the Design of Multiplier-less FIR Filters with Powers-of-Two Coefficients. IEE Trans. Circuits systems, 1044\u20131047 (1989)","key":"22_CR10","DOI":"10.1109\/31.31347"},{"key":"22_CR11","first-page":"255","volume-title":"DELTA-2004","author":"Z. Ye","year":"2004","unstructured":"Ye, Z., Chang, C.H.: Local Search Method for FIR Filter Coefficients Synthesis. In: DELTA-2004. Proc. 2nd IEEE Int. Workshop on Electronic Design, Test and Applications, Perth, Australia, pp. 255\u2013260. IEEE Computer Society Press, Los Alamitos (2004)"},{"key":"22_CR12","first-page":"185","volume-title":"Proc. IEEE Intl. Symp. Circuits Syst.","author":"J. Yli-Kaakinen","year":"2001","unstructured":"Yli-Kaakinen, J., Saram\u00e4ki, T.: A Systematic Algorithm for the Design of Multiplierless FIR Filters. In: Proc. IEEE Intl. Symp. Circuits Syst., Sydney, Australia, pp. 185\u2013188. IEEE Computer Society Press, Los Alamitos (2001)"},{"issue":"1","key":"22_CR13","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/0262-8856(83)90005-7","volume":"1","author":"H.T. Kung","year":"1983","unstructured":"Kung, H.T., Ruane, L.M., Yen, D.W.L.: A Two-Level Pipelined Systolic Array for Multidimensional Convolution. Image and Vision Computing\u00a01(1), 30\u201336 (1983)","journal-title":"Image and Vision Computing"},{"issue":"3","key":"22_CR14","doi-asserted-by":"publisher","first-page":"192","DOI":"10.1109\/LGRS.2004.828178","volume":"1","author":"V. Lakshmanan","year":"2004","unstructured":"Lakshmanan, V.: A Separable Filter for Directional Smoothing. IEEE Transaction on Geoscience and Remote Sensing Letters\u00a01(3), 192\u2013195 (2004)","journal-title":"IEEE Transaction on Geoscience and Remote Sensing Letters"},{"key":"22_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/11572961_7","volume-title":"Advances in Computer Systems Architecture","author":"M.Z. Zhang","year":"2005","unstructured":"Zhang, M.Z., Ngo, H.T, Asari, V.K.: Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution. In: Srikanthan, T., Xue, J., Chang, C.-H. (eds.) ACSAC 2005. LNCS, vol.\u00a03740, pp. 65\u201378. Springer, Heidelberg (2005)"},{"doi-asserted-by":"crossref","unstructured":"Mitchell, J.N.: Computer Multiplication and Division Using Binary Logarithms. IRE Transactions on Electronic Computers, 512\u2013517 (1962)","key":"22_CR16","DOI":"10.1109\/TEC.1962.5219391"},{"key":"22_CR17","first-page":"388","volume-title":"Proc. of the IEEE Midwest Symposium on Circuits and Systems","author":"S.L. SanGregory","year":"1999","unstructured":"SanGregory, S.L., Brothers, C., Gallagher, D., Siferd, R.: A Fast Low-Power Logarithm Approximation with CMOS VLSI Implementation. In: Proc. of the IEEE Midwest Symposium on Circuits and Systems, vol.\u00a01, pp. 388\u2013391. IEEE Computer Society Press, Los Alamitos (1999)"},{"unstructured":"Zhang, M.Z., Asari, K.V.: An Efficient Multiplier-less Architecture for 2-D Convolution with Quadrant Symmetric Kernels. Integration, the VLSI Journal (in print)","key":"22_CR18"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_22.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:44Z","timestamp":1619518784000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}