{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T14:10:48Z","timestamp":1737382248719,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74309-5_27","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"280-289","source":"Crossref","is-referenced-by-count":0,"title":["Performance Evaluation of Evolutionary Multi-core and Aggressively Multi-threaded Processor Architectures"],"prefix":"10.1007","author":[{"given":"Partha","family":"Tirumalai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yonghong","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spiros","family":"Kalogeropulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"27_CR1","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"J.M. Tendler","year":"2002","unstructured":"Tendler, J.M., et al.: Power4 System Micro-architecture. IBM Journal of Research and Development\u00a046(1), 5\u201326 (2002)","journal-title":"IBM Journal of Research and Development"},{"issue":"2","key":"27_CR2","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"C. Keltcher","year":"2003","unstructured":"Keltcher, C., McGrath, K., Ahmed, A., Conway, P.: The AMD Opteron Processor forMultiprocessor Servers. IEEE Micro.\u00a023(2), 66\u201376 (2003)","journal-title":"IEEE Micro."},{"key":"27_CR3","unstructured":"Krewell, K.: UltraSPARC IV Mirrors Predecessor - Sun Builds Dual-Core Chip in 130nm. Microprocessor Report, In-Stat\/MDR (November 10, 2003)"},{"key":"27_CR4","unstructured":"McGregor, J.: A Day at the Races - AMD and Intel Rush Dual-Core Introductions.Microprocessor Report. In-Stat\/MDR (May 9, 2005)"},{"issue":"2","key":"27_CR5","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM Power5 Chip: A Dual-Core Multi-threaded Processor. IEEE Micro.\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro."},{"issue":"2","key":"27_CR6","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-Way Multi-threaded SPARCProcessor. IEEE Micro.\u00a025(2), 21\u201329 (2005)","journal-title":"IEEE Micro."},{"issue":"1","key":"27_CR7","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"J.M. Tendler","year":"2002","unstructured":"Tendler, J.M., et al.: Power4 System Micro-architecture. IBM Journal of Research and Development\u00a046(1), 5\u201326 (2002)","journal-title":"IBM Journal of Research and Development"},{"issue":"2","key":"27_CR8","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"C. Keltcher","year":"2003","unstructured":"Keltcher, C., McGrath, K., Ahmed, A., Conway, P.: The AMD Opteron Processor forMultiprocessor Servers. IEEE Micro.\u00a023(2), 66\u201376 (2003)","journal-title":"IEEE Micro."},{"key":"27_CR9","unstructured":"Krewell, K.: UltraSPARC IV Mirrors Predecessor - Sun Builds Dual-Core Chip in 130nm. Microprocessor Report, In-Stat\/MDR (November 10, 2003)"},{"key":"27_CR10","unstructured":"McGregor, J.: A Day at the Races - AMD and Intel Rush Dual-Core Introductions.Microprocessor Report. In-Stat\/MDR (May 9, 2005)"},{"issue":"2","key":"27_CR11","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.: IBM Power5 Chip: A Dual-Core Multi-threaded Processor. IEEE Micro.\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro."},{"issue":"2","key":"27_CR12","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-Way Multi-threaded SPARCProcessor. IEEE Micro.\u00a025(2), 21\u201329 (2005)","journal-title":"IEEE Micro."},{"key":"27_CR13","unstructured":"Krewell, K.: Are Instruction Sets Irrelevant? - Scott Sellers\u2019 Azul Systems Bets On It. Microprocessor Report, In-Stat\/MDR (February 14, 2005)"},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multi-threading: Maximizing On-Chip Parallelism. In: ISCA 1995. Proceedings of the 22nd International Symposium on Computer Architecture, pp. 392\u2013403 (June 1995)","DOI":"10.1145\/225830.224449"},{"key":"27_CR15","series-title":"Lecture Notes in Computer Science","first-page":"51","volume-title":"Parallel Computing Technologies","author":"J.D. Davis","year":"2005","unstructured":"Davis, J.D., Laudon, J., Olukotun, K.: Maximizing CMP Throughput With Mediocre Cores. In: Malyshkin, V. (ed.) PaCT 2005. LNCS, vol.\u00a03606, pp. 51\u201362. Springer, Heidelberg (2005)"},{"key":"27_CR16","unstructured":"Alameldeen, A.R., Mauer, C.J., et al.: Evaluating Non-deterministic Multi-threaded Commercial Workloads. In: CAECW 2002. Proceedings of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads (February 2002)"},{"key":"27_CR17","doi-asserted-by":"crossref","unstructured":"Barroso, L., Gharachorloo, K., McNamara, R., et al.: Memory System Characterization of Commercial Workloads. In: ISCA 1998. Proceedings of the 25th International Symposium on ComputerArchitecture, pp. 3\u201314 (June 1998)","DOI":"10.1109\/ISCA.1998.694758"},{"key":"27_CR18","unstructured":"McGhan, H.: SPARC64 VI: Ready for Prime Time. Microprocessor Report, In-Stat\/MDR (October 23, 2006)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:35:56Z","timestamp":1737380156000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540743088","9783540743095"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}