{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:59Z","timestamp":1725489899958},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_32","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"339-353","source":"Crossref","is-referenced-by-count":1,"title":["Implicit Transactional Memory in Kilo-Instruction Multiprocessors"],"prefix":"10.1007","author":[{"given":"Marco","family":"Galluzzi","sequence":"first","affiliation":[]},{"given":"Enrique","family":"Vallejo","sequence":"additional","affiliation":[]},{"given":"Adri\u00e1n","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Fernando","family":"Vallejo","sequence":"additional","affiliation":[]},{"given":"Ram\u00f3n","family":"Beivide","sequence":"additional","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"32_CR1","unstructured":"Chung, J.W., et al.: The Common Case Transactional Behavior of Multithreaded Programs. In: Proc. of the 12nd HPCA (2006)"},{"key":"32_CR2","doi-asserted-by":"crossref","unstructured":"Cristal, A., Mart\u00ednez, J.F., Llosa, J., Valero, M., Case, A.: for Resource-conscious Out-of-order Processors. In: IEEE TCCA Comp. Architecture Letters, 2 (October 2003)","DOI":"10.1145\/1152923.1024296"},{"issue":"3","key":"32_CR3","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/MM.2005.53","volume":"25","author":"A. Cristal","year":"2005","unstructured":"Cristal, A., et al.: Kilo-instruction Processors: Overcoming the Memory Wall. IEEE Micro Magazine\u00a025(3), 48\u201357 (2005)","journal-title":"IEEE Micro Magazine"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"Cristal, A., Ortega, D., Llosa, J., Valero, M.: Out-of-Order Commit Processors. In: Proc. of the 10th HPCA (February 2004)","DOI":"10.1109\/HPCA.2004.10008"},{"key":"32_CR5","doi-asserted-by":"crossref","unstructured":"Dahlgren, F., Dubois, M., Stenstr\u00f6m, P.: Combined Performance Gains of Simple Cache Protocol Extension. In: Proc. of 21st ISCA, pp. 187\u2013197 (1994)","DOI":"10.1145\/192007.192028"},{"key":"32_CR6","unstructured":"Edmondson, J.H., et al.: Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor. Digital Technical Journal 79(1) (1995)"},{"key":"32_CR7","doi-asserted-by":"crossref","unstructured":"Galluzzi, M., et al.: A First Glance at Kilo-Instruction based Multiprocessors. In: Proc. of the 1st Conf. on Computing Frontiers, pp. 212\u2013221 (April 2004)","DOI":"10.1145\/977091.977120"},{"key":"32_CR8","doi-asserted-by":"crossref","unstructured":"Gandhi, A., et al.: Scalable Load and Store Processing in Latency Tolerant Processors. In: ISCA 2005. Proc. of the 32nd Int\u2019l Symp. on Computer Architecture, pp. 446\u2013457 (June 2005)","DOI":"10.1109\/ISCA.2005.46"},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., et al.: Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In: Proc. of the 17th ISCA (1990)","DOI":"10.1145\/325164.325102"},{"key":"32_CR10","doi-asserted-by":"crossref","unstructured":"Gniady, C., Falsafi, B., Vijaykumar, T.N.: Is SC + ILP = RC? In: ISCA 1999. Proc. of the 26th Int\u2019l Symp. on Computer Architecture (1999)","DOI":"10.1145\/307338.300993"},{"key":"32_CR11","unstructured":"Goodman, J.R.: Cache Consistency and Sequential Consistency, Technical Report no.61, SCI Committee (March 1989)"},{"key":"32_CR12","doi-asserted-by":"crossref","unstructured":"Hammond, L., et al.: Transactional Memory Coherence and Consistency. In: ISCA 2004. Proc. of the 31st Int\u2019l Symp. on Computer Architecture, pp. 102\u2013113 (June 2004)","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"32_CR13","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional Memory: Architectural Support for Lock-Free Data Structures. In: Proc. of the 20th ISCA, pp. 289\u2013300 (1993)","DOI":"10.1145\/165123.165164"},{"issue":"8","key":"32_CR14","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.707614","volume":"31","author":"D. Mark","year":"1998","unstructured":"Mark, D.: Multiprocessors Should Support Simple Memory-Consistency Models. IEEE Computer journal\u00a031(8), 28\u201334 (1998)","journal-title":"IEEE Computer journal"},{"key":"32_CR15","unstructured":"Karkhanis, T., Smith, J.E.: A Day in the Life of a Data Cache Miss. In: WMPI 2002. Proc. of the 2nd Workshop on Memory Performance Issues (May 2002)"},{"key":"32_CR16","unstructured":"K\u0131rman, M., et al.: Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors. In: Proc. of the 38th MICRO (November 2005)"},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Lipasti, M.H.: Temporally Silent Stores. In: Proc. of the 10th ASPLOS (October 2002)","DOI":"10.1145\/605397.605401"},{"issue":"2","key":"32_CR18","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: A Full System Simulation Platfor. IEEE Computer\u00a035(2), 50\u201358 (2002)","journal-title":"IEEE Computer"},{"key":"32_CR19","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez, J., Torrellas, J.: Speculative Synchronization: Applying Thread-Level Speculation to Explicitly Parallel Applications. In: Proc. of 10th ASPLOS (October 2002)","DOI":"10.1145\/605397.605400"},{"key":"32_CR20","doi-asserted-by":"crossref","unstructured":"Monreal, T., et al.: Delaying Physical Register Allocation Through Virtual-Physical Registers. In: Proc. of the 32nd MICRO, pp. 186\u2013192 (November 1999)","DOI":"10.1109\/MICRO.1999.809456"},{"key":"32_CR21","doi-asserted-by":"crossref","unstructured":"Park, I., Ooi, C.-l., Vijaykumar, T.N.: Reducing design complexity of the load-store queue. In: Proc. of the 36th MICRO, pp. 411\u2013422 (December 2003)","DOI":"10.1109\/MICRO.2003.1253245"},{"key":"32_CR22","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.R.: Transactional Lock-Free Execution of Lock-Based Programs. In: Proc. of the 10th ASPLOS (October 2002)","DOI":"10.1145\/605397.605399"},{"key":"32_CR23","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Pai, V.S., Adve, S.: Using Speculative Retirement and Larger Instruction Window to Narrow the Performance Gap Between Memory Consistency Models. In: Proc. of the 9th SPAA, pp. 199\u2013210 (June 1997)","DOI":"10.1145\/258492.258512"},{"key":"32_CR24","unstructured":"Rundberg, P., Stenstr\u00f6m, P.: Speculative Lock Reordering. In: IPDPS 2003. Proc. of Int\u2019l Parallel and Distributed Processing Symp. (April 2003)"},{"key":"32_CR25","doi-asserted-by":"crossref","unstructured":"Srinivasan, S.T., et al.: Continual flow pipelines. In: Proc. of the ASPLOS, pp. 107\u2013119, Boston, MA (October 2004)","DOI":"10.1145\/1024393.1024407"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_32.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:47Z","timestamp":1619518787000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}