{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:29Z","timestamp":1725489869956},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_34","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"364-375","source":"Crossref","is-referenced-by-count":0,"title":["A Bypass Mechanism to Enhance Branch Predictor for SMT Processors"],"prefix":"10.1007","author":[{"given":"Yongfeng","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liqiang","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deli","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"34_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., et al.: Simultaneous Multithreading:Maximizing On-Chip Parallelism. In: Proc. 22nd ISCA (June 1995)","DOI":"10.1145\/223982.224449"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., et al.: Exploiting Choice:Instruction Fetch and Issure on an Implementable Simultaneous Multithreading Processor. In: Proc. 23rd ISCA (June 1996)","DOI":"10.1145\/232973.232993"},{"key":"34_CR3","doi-asserted-by":"crossref","unstructured":"Swanson, S., et al.: An evaluation of speculative instruction execution on simultaneous multithreaded processors. ACM Transactions on Computer Systems archive\u00a021(3) (2003)","DOI":"10.1145\/859716.859720"},{"key":"34_CR4","unstructured":"Ramsay, M., et al.: Exploring Efficient SMT Branch Predictor DesignUniversity of Wisconsin-Madsin, Department of Electrical and Computer Engineering (2003)"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., et al.: Two Level Adaptive Training Branch Prediction. In: 24th ACM\/IEEE International Symposium on Micro architecture. pp. 51\u201361 (1991)","DOI":"10.1145\/123465.123475"},{"key":"34_CR6","unstructured":"McFarling, S.: Combining Branch Predictors. Technical Report TN-36, Digital Western Research Laboratory (June 1993)"},{"key":"34_CR7","unstructured":"Lee, C.-C., Chen, I.-C.K., Mudge, T.N.: The Bi-Mode Branch Predictor. In: Proc. MICRO30 (December 1997)"},{"key":"34_CR8","doi-asserted-by":"crossref","unstructured":"Sprangle, E., et al.: The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference. In: Proc. 24th ISCA (May 1997)","DOI":"10.1145\/264107.264210"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Michaud, P., et al.: Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. In: Proc. 24th ISCA (May 1997)","DOI":"10.1145\/264107.264211"},{"key":"34_CR10","unstructured":"Chang, P.Y., et al.: Improving Branch Prediction Accuracy by Reducing Pattern History Table Interference. In: Proc. ICPACT (October 1996)"},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Eden, A.N., et al.: The YAGS Branch Prediction Scheme. In: Proc. 31st MICRO (December 1998)","DOI":"10.1109\/MICRO.1998.742770"},{"key":"34_CR12","unstructured":"Heil, T.H., et al.: Improving Branch Predictors by Correlating on Data Values. In: Proc. 25th ISCA (June 1998)"},{"key":"34_CR13","doi-asserted-by":"crossref","unstructured":"Tuck, N.,et al.: Multithreaded Value Prediction. In: Proc. of the 11th ISHPC (February 2005)","DOI":"10.1109\/HPCA.2005.22"},{"key":"34_CR14","doi-asserted-by":"crossref","unstructured":"Calder, B., et al.: Selective Value Prediction. In: Proc. of the 26th ISCA (May 1999)","DOI":"10.1109\/ISCA.1999.765940"},{"key":"34_CR15","doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., et al.: Value locality and data speculation. In: Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996, pp. 138\u2013147 (1996)","DOI":"10.1145\/237090.237173"},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Sazeides, Y., et al.: The predictability of data values. In: Proc. 30th MICRO (1997)","DOI":"10.1109\/MICRO.1997.645815"},{"key":"34_CR17","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/882105.882109","volume":"31","author":"L. Vintan","year":"2003","unstructured":"Vintan, L., et al.: An alternative to branch prediction: pre-computed branches. ACM SIGARCH Computer Architecture News archive\u00a031, 20\u201329 (2003)","journal-title":"ACM SIGARCH Computer Architecture News archive"},{"key":"34_CR18","unstructured":"Chappell, R., et al.: Difficult-path branch prediction using subordinate micro-threads. In: Proc. 29th ISCA (2003)"},{"key":"34_CR19","doi-asserted-by":"crossref","unstructured":"Zilles, C., et al.: Execution-based prediction using speculative slices. In: Proc. 28th ISCA (2001)","DOI":"10.1145\/379240.379246"},{"key":"34_CR20","doi-asserted-by":"crossref","unstructured":"Vintan, L., et al.: Towards a High Performance Neural Branch Predictor. In: Proc. IJCNN 1999, Washington DC, USA (1999)","DOI":"10.1109\/IJCNN.1999.831066"},{"key":"34_CR21","doi-asserted-by":"crossref","unstructured":"Thomas, R., et al.: Improving branch prediction by dynamic dataflow-based identification of correlated branches from a large global history. In: Proc. ICCA (2003)","DOI":"10.1145\/859618.859655"},{"key":"34_CR22","doi-asserted-by":"crossref","unstructured":"Swanson, S., et al.: An evaluation of speculative instruction execution on simultaneous multithreaded processors. ACM Transactions on Computer Systems\u00a021 (2003)","DOI":"10.1145\/859716.859720"},{"key":"34_CR23","doi-asserted-by":"crossref","unstructured":"Tarjan, D., et al.: Merging path and g-share indexing in perceptron branch prediction. ACM Transactions on Computer Systems, 2 (September 2005)","DOI":"10.1145\/1089008.1089011"},{"issue":"2","key":"34_CR24","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., et al.: SimpleScalar: An infrastructure for computer system modeling. IEEE Computer\u00a035(2), 59\u201367 (2002)","journal-title":"IEEE Computer"},{"key":"34_CR25","unstructured":"He, L., et al.: A new value based branch predictor for SMT processors. In: Proc. 16th IASTED International Conference on Parallel and Distributed Computing and Systems (2004)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_34.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:48Z","timestamp":1619518788000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}