{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:33Z","timestamp":1725489873995},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_35","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"376-386","source":"Crossref","is-referenced-by-count":0,"title":["Thread Priority-Aware Random Replacement in TLBs for a High-Performance Real-Time SMT Processor"],"prefix":"10.1007","author":[{"given":"Emre","family":"\u00d6zer","sequence":"first","affiliation":[]},{"given":"Stuart","family":"Biles","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multithreading: Maximizing On-chip Parallelism. In: ISCA. International Symp. on Computer Architecture (1995)","DOI":"10.1145\/223982.224449"},{"key":"35_CR2","unstructured":"Marr, D.T., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A., Upton, M.: Hyper-threading Technology Architecture and Microarchitecture. Intel Technology Journal\u00a03(1) (February 2002)"},{"key":"35_CR3","unstructured":"Eskesen, F.N., Hack, M., Kimbrel, T., Squillante, M.S., Eickemeyer, R.J., Kunkel, S.R.: Performance Analysis of Simultaneous Multithreading in a PowerPC-based Processor. In: WDDD 2002. The Annual Workshop on Duplicating, Deconstructing, and Debunking held in conjunction with the International Symposium on Computer Architecture (ISCA) (June 2002)"},{"key":"35_CR4","unstructured":"Raasch, S.E., Reinhardt, S.K.: Applications of Thread Prioritization in SMT Processors. In: Proceedings of Multithreaded Execution, Architecture and Compilation Workshop (January 1999)"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"Dorai, G.K., Yeung, D.: Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance. In: Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (2002)","DOI":"10.1109\/PACT.2002.1105971"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Knijnenburg, P.M.W., Sakellariou, R., Fern\u00e1ndez, E., Ramirez, A., Valero, M.: Predictable performance in SMT processors. In: Proceedings of the 1st Conference on Computing Frontiers (April 2004)","DOI":"10.1145\/977091.977152"},{"key":"35_CR7","unstructured":"http:\/\/www.eembc.org\/"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_35.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:49Z","timestamp":1619518789000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}