{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:44:29Z","timestamp":1725489869083},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540743088"},{"type":"electronic","value":"9783540743095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74309-5_8","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T10:34:15Z","timestamp":1187606055000},"page":"63-74","source":"Crossref","is-referenced-by-count":5,"title":["Towards Data Tiling for Whole Programs in Scratchpad Memory Allocation"],"prefix":"10.1007","author":[{"given":"Lian","family":"Li","sequence":"first","affiliation":[]},{"given":"Hui","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Jingling","family":"Xue","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1145\/774789.774805","volume-title":"CODES 2002.","author":"R. Banakar","year":"2002","unstructured":"Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: CODES 2002. Proceedings of the 10th International Symposium on Hardware\/Software Codesign, pp. 73\u201378. ACM Press, New York (2002)"},{"key":"8_CR2","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1145\/305138.305231","volume-title":"ICS 1999","author":"S. Chatterjee","year":"1999","unstructured":"Chatterjee, S., Jain, V.V., Lebeck, A.R., Mundhra, S., Tethodi, M.T.: Nonlinear array layout for hierarchical memory systems. In: ICS 1999. ACM International Conference on Supercomputing, Rhodes, Greece, June 1999, pp. 444\u2013453. ACM Press, New York (1999)"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Golumbic, M.C.: Algorithmic graph theory and perfect graphs. Annals of Discrete Mathematics (2004)","DOI":"10.1016\/S0167-5060(04)80051-7"},{"key":"8_CR4","unstructured":"Huang, Q., Xue, J., Vera, X.: Code tiling for improving the cache performance of pde solvers. In: ICPP 2003: Proceedings of the International Conference on Parallel Processing (2003)"},{"key":"8_CR5","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1145\/378239.379049","volume-title":"DAC 2001","author":"M. Kandemir","year":"2001","unstructured":"Kandemir, M., Ramanujam, J., Irwin, J., Vijaykrishnan, N., Kadayif, I., Parikh, A.: Dynamic management of scratch-pad memory space. In: DAC 2001. Proceedings of the 38th Conference on Design Automation, pp. 690\u2013695. ACM Press, New York (2001)"},{"issue":"5","key":"8_CR6","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1145\/258916.258946","volume":"32","author":"I. Kodukula","year":"1997","unstructured":"Kodukula, I., Ahmed, N., Pingali, K.: Data-centric multi-level blocking. ACM SIGPLAN Notice\u00a032(5), 346\u2013357 (1997)","journal-title":"ACM SIGPLAN Notice"},{"key":"8_CR7","series-title":"Lecture Notes in Computer Science","first-page":"329","volume-title":"Parallel Computing Technologies","author":"L. Li","year":"2005","unstructured":"Li, L., Gao, L., Xue, J.: Memory coloring: a compiler approach for scratchpad memory management. In: Malyshkin, V. (ed.) PaCT 2005. LNCS, vol.\u00a03606, pp. 329\u2013338. Springer, Heidelberg (2005)"},{"key":"8_CR8","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1145\/1254766.1254805","volume-title":"LCTES 2007","author":"L. Li","year":"2007","unstructured":"Li, L., Nguyen, Q.H., Xue, J.: Scratchpad allocation for data aggregates in superperfect graphs. In: LCTES 2007. Proceedings of the 2007 ACM SIGPLAN\/SIGBED conference on Languages, compilers, and tools, pp. 207\u2013216. ACM Press, New York (2007)"},{"key":"8_CR9","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1145\/781131.781142","volume-title":"PLDI 2003","author":"M.M. Strout","year":"2003","unstructured":"Strout, M.M., Carter, L., Ferrante, J.: Compile-time composition of run-time data and iteration reorderings. In: PLDI 2003. Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, pp. 91\u2013102. ACM Press, New York (2003)"},{"key":"8_CR10","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1145\/951710.951747","volume-title":"CASES 2003","author":"S. Udayakumaran","year":"2003","unstructured":"Udayakumaran, S., Barua, R.: Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In: CASES 2003. Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 276\u2013286. ACM Press, New York (2003)"},{"key":"8_CR11","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1145\/1016720.1016748","volume-title":"CODES+ISSS 2004","author":"M. Verma","year":"2004","unstructured":"Verma, M., Wehmeyer, L., Marwedel, P.: Dynamic overlay of scratchpad memory for energy minimization. In: CODES+ISSS 2004. Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, pp. 104\u2013109. ACM Press, New York (2004)"},{"key":"8_CR12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4337-4","volume-title":"Loop tiling for parallelism","author":"J. Xue","year":"2000","unstructured":"Xue, J.: Loop tiling for parallelism. Kluwer Academic Publishers, Boston (2000)"},{"key":"8_CR13","doi-asserted-by":"publisher","first-page":"973","DOI":"10.1145\/1120725.1120770","volume-title":"ASP-DAC 2005","author":"C. Zhang","year":"2005","unstructured":"Zhang, C., Kurdahi, F.: On combining iteration space tiling with data space tiling for scratch-pad memory systems. In: ASP-DAC 2005. Proceedings of the 2005 conference on Asia South Pacific design automation, pp. 973\u2013976. ACM Press, New York (2005)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74309-5_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:19:52Z","timestamp":1619518792000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74309-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540743088","9783540743095"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74309-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}