{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:50Z","timestamp":1725501050408},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_15","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T04:15:44Z","timestamp":1187583344000},"page":"148-159","source":"Crossref","is-referenced-by-count":0,"title":["A Statistical Approach to the Timing-Yield Optimization of Pipeline Circuits"],"prefix":"10.1007","author":[{"given":"Chin-Hsiung","family":"Hsu","sequence":"first","affiliation":[]},{"given":"Szu-Jui","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Albrecht, C., Korte, B., Schietke, J., Vygen, J.: Cycle time and slack optimization for VLSI-chips. In: Proc. ICCAD, 1999, pp. 232\u2013238 (1999)","DOI":"10.1109\/ICCAD.1999.810654"},{"issue":"2","key":"15_CR2","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1287\/opre.9.2.145","volume":"9","author":"C.E. Clark","year":"1961","unstructured":"Clark, C.E.: The greatest of a finite set of random variables. Operations Research\u00a09(2), 145\u2013162 (1961)","journal-title":"Operations Research"},{"key":"15_CR3","unstructured":"Chao, C.-T., Wang, L.-C., Cheng, K.-T., Kundu, S.: Static statistical timing analysis for latch-based pipeline designs. In: Proc. ICCAD (2004)"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Choi, S.-H., Paul, B., Roy, K.: Novel sizing algorithm for yield improvement under process variation in nanometer technology. In: Proc. DAC (2004)","DOI":"10.1145\/996566.996695"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Chopra, K., Shah, S., Srivastava, A., Blaauw, D., Sylvester, D.: Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation. In: Proc. ICCAD (2005)","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Guthaus, M., Venkateswaran, N., Visweswariah, C., Zolotov, V.: Gate sizing using incremental parameterized statistical timing analysis. In: Proc. ICCAD (2005)","DOI":"10.1109\/ICCAD.2005.1560213"},{"key":"15_CR7","unstructured":"Hurst, A., Brayton, R.: Computing clock skew schedules under normal process variation. In: Proc. IWLS (2005)"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Lalgudi, K., Papaefthymiou, M.: Fixed-phase retiming for low power design. In: Proc. ISLPED (1996)","DOI":"10.1109\/LPE.1996.547519"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Lin, H.-M., Jou, J.-Y.: On computing the minimum feedback vertex set of a directed graph by contraction operations. IEEE Trans. on CAD\u00a019(3) (2000)","DOI":"10.1109\/43.833199"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Neves, J., Friedman, E.: Optimal clock skew scheduling tolerant to process variabtions. In: Proc. DAC, pp. 623\u2013628 (1996)","DOI":"10.1145\/240518.240636"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Raj, S., Vrudhula, S., Wang, J.: A methodology to improve timing yield in the presence of process variations. In: Proc. DAC, pp. 448\u2013453 (2004)","DOI":"10.1145\/996566.996694"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Sakallah, K., Mudge, T., Olukotun, O.: checkT c and minT c : Timing verification and optimal clocking of synchronous digital circuits. In: Proc. ICCAD, 1990, pp. 552\u2013555 (1990)","DOI":"10.1109\/ICCAD.1990.129979"},{"key":"15_CR13","unstructured":"Sentovish, E.M., et al.: SIS: a system for sequential circuit synthesis. Technical Report UCB\/ERL M92\/41, UC Berkeley (1992)"},{"key":"15_CR14","unstructured":"Tsai, J.-L., Baik, D., Chen, C.-P., Saluja, K.: A yield improvement methodology using pre- and post-silicon statistical clock scheduling. In: Proc. ICCAD, pp. 611\u2013618 (2004)"},{"key":"15_CR15","unstructured":"Vishweswariah, C., Ravindran, K., Kalafala, K., Walker, S., Narayan, S.: First-order incremental block-based statistical timing analysis. In: Proc. DAC, 2004, pp. 331\u2013226 (2004)"},{"key":"15_CR16","unstructured":"Wu, T.-Y., Lin, Y.-L.: Storage optimization by replacing some flip-flops with latches. In: Proc. DAC (1996)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:26:39Z","timestamp":1619504799000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}