{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:00:03Z","timestamp":1761393603093,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_16","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"160-170","source":"Crossref","is-referenced-by-count":12,"title":["A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect"],"prefix":"10.1007","author":[{"given":"Hong","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ku","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"6","key":"16_CR1","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S. Borkar","year":"2005","unstructured":"Borkar, S.: Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. Micro, IEEE\u00a025(6), 10\u201316, 0272\u20131732 (2005)","journal-title":"Micro, IEEE"},{"issue":"1","key":"16_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.microrel.2005.02.001","volume":"46","author":"V. Huard","year":"2006","unstructured":"Huard, V., Denais, M., Parthasarathy, C.: NBTI degradation: From physical mechanisms to modelling. Microelectron. Reliab.\u00a046(1), 1\u201323 (2006)","journal-title":"Microelectron. Reliab."},{"issue":"5","key":"16_CR3","doi-asserted-by":"publisher","first-page":"1120","DOI":"10.1109\/TED.2006.872098","volume":"53","author":"H. Kufluoglu","year":"2006","unstructured":"Kufluoglu, H., Alam, M.A.: Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs. IEEE Trans. Electron Devices\u00a053(5), 1120\u20131130 (2006)","journal-title":"IEEE Trans. Electron Devices"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Wittmann, R., Puchner, H., Hinh, L., Ceric, H., Gehring, A., Selberherr, S.: Impact of NBTI-driven parameter degradation on lifetime of a 90nm p-MOSFET. In: Proc. Intl. Integrated Reliab. Workshop Final Report, pp. 99\u2013102 (2005)","DOI":"10.1109\/IRWS.2005.1609573"},{"issue":"1","key":"16_CR5","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1016\/j.microrel.2004.05.023","volume":"45","author":"V. Reddy","year":"2005","unstructured":"Reddy, V., Krishnan, A.T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., Krishnan, S.: Impact of negative bias temperature instability on digital circuit reliability. Microelectron. Reliab.\u00a045(1), 31\u201338 (2005)","journal-title":"Microelectron. Reliab."},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Kumar, S., Kim, C., Sapatnekar, S.: Impact of NBTI on SRAM Read Stability and Design for Reliability. In: Proc. ISQED, pp. 210\u2013218 (2006)","DOI":"10.1109\/ISQED.2006.73"},{"issue":"7","key":"16_CR7","doi-asserted-by":"publisher","first-page":"4218","DOI":"10.1103\/PhysRevB.51.4218","volume":"51","author":"S. Ogawa","year":"1995","unstructured":"Ogawa, S., Shiono, N.: Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. Physical Review B\u00a051(7), 4218\u20134230 (1995)","journal-title":"Physical Review B"},{"issue":"1","key":"16_CR8","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1016\/j.microrel.2004.03.019","volume":"45","author":"M. Alam","year":"2005","unstructured":"Alam, M., Mahapatra, S.: A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab.\u00a045(1), 71\u201381 (2005)","journal-title":"Microelectron. Reliab."},{"issue":"7","key":"16_CR9","doi-asserted-by":"publisher","first-page":"1583","DOI":"10.1109\/TED.2006.876041","volume":"53","author":"S. Mahapatra","year":"2006","unstructured":"Mahapatra, S., Saha, D., Varghese, D., Kumar, P.: On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress. IEEE Trans. Electron Device\u00a053(7), 1583\u20131592 (2006)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"16_CR10","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/LED.2002.805750","volume":"23","author":"G. Chen","year":"2002","unstructured":"Chen, G., Li, M., Ang, C., Zheng, J., Kwong, D.: Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling. IEEE Electron Dev. Lett.\u00a023(12), 734\u2013736 (2002)","journal-title":"IEEE Electron Dev. Lett."},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Mahapatra, S., Bharath Kumar, P., Dalei, T., Sana, D., Alam, M.: Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen. In: IEDM Tech. Dig., pp. 105\u2013108 (2004)","DOI":"10.1109\/IEDM.2004.1419079"},{"issue":"8","key":"16_CR12","doi-asserted-by":"publisher","first-page":"560","DOI":"10.1109\/LED.2005.852523","volume":"26","author":"B. Paul","year":"2005","unstructured":"Paul, B., Kang, K., Kufluoglu, H., Alam, M., Roy, K.: Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Dev. Lett.\u00a026(8), 560\u2013562 (2005)","journal-title":"IEEE Electron Dev. Lett."},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Kumar, S., Kim, C., Sapatnekar, S.: An Analytical Model for Negative Bias Temperature Instability. In: Proc. IEEE\/ACM ICCAD, pp. 493\u2013496 (2006)","DOI":"10.1109\/ICCAD.2006.320163"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Vattikonda, R., Wang, W., Cao, Y.: Modeling and Minimization of PMOS NBTI Effect for Robust Nanometer Design. In: Proc. DAC, pp. 1047\u20131052 (2006)","DOI":"10.1145\/1146909.1147172"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.: Predictive Modeling of the NBTI Effect for Reliable Design. In: Proc. CICC, pp. 189\u2013192 (2006)","DOI":"10.1109\/CICC.2006.320885"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Luo, H., Wang, Y., He, K., Luo, R., Yang, H., Xie, Y.: Modeling of PMOS NBTI Effect Considering Temperature Variation. In: Proc. ISQED, pp. 139\u2013144 (2007)","DOI":"10.1109\/ISQED.2007.104"},{"key":"16_CR17","unstructured":"Nanoscale Integration and Modeling Group, ASU: Predictive Technology Model (PTM)"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Paul, B., Kang, K., Kufluoglu, H., Alam, M., Roy, K.: Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits. In: Proc. DATE, vol.\u00a01, pp. 1\u20136 (2006)","DOI":"10.1109\/DATE.2006.244119"},{"issue":"2-4","key":"16_CR19","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1016\/j.microrel.2005.08.001","volume":"46","author":"J. Stathis","year":"2006","unstructured":"Stathis, J., Zafar, S.: The negative bias temperature instability in MOS devices: A review. Microelectron. Reliab.\u00a046(2-4), 270\u2013286 (2006)","journal-title":"Microelectron. Reliab."},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Sultania, A., Sylvester, D., Sapatnekar, S.: Transistor and pin reordering for gate oxide leakage reduction in dual Tox circuits. In: Proc. ICCD, pp. 228\u2013233 (2004)","DOI":"10.1109\/ICCD.2004.1347927"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:33:52Z","timestamp":1737380032000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}