{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:56Z","timestamp":1725501056550},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_29","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"300-309","source":"Crossref","is-referenced-by-count":8,"title":["XEEMU: An Improved XScale Power Simulator"],"prefix":"10.1007","author":[{"given":"Zolt\u00e1n","family":"Herczeg","sequence":"first","affiliation":[]},{"given":"\u00c1kos","family":"Kiss","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[]},{"given":"Tibor","family":"Gyim\u00f3thy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","unstructured":"ARTEMIS Strategic Research Agenda Working Group: Strategic research agenda, 1st edn. (2006)"},{"issue":"11","key":"29_CR2","doi-asserted-by":"publisher","first-page":"1599","DOI":"10.1109\/4.962279","volume":"36","author":"L.T. Clark","year":"2001","unstructured":"Clark, L.T.: An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE Journal of Solid-State Circuits\u00a036(11), 1599\u20131608 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"29_CR3","unstructured":"Mudge, T., Austin, T., Grunwald, D.: The SimpleScalar-Arm power modeling project, http:\/\/www.eecs.umich.edu\/~panalyzer\/"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339657"},{"issue":"7","key":"29_CR5","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1145\/998300.997180","volume":"39","author":"G. Contreras","year":"2004","unstructured":"Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.Y.: XTREM: a power simulator for the Intel XScale core. SIGPLAN Not.\u00a039(7), 115\u2013125 (2004)","journal-title":"SIGPLAN Not."},{"key":"29_CR6","unstructured":"Rabaey, J.M.: The Spice Home Page, http:\/\/bwrc.eecs.bekeley.edu\/Classes\/IcBook\/SPICE\/"},{"issue":"4","key":"29_CR7","doi-asserted-by":"publisher","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: a first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a02(4), 437\u2013445 (1994)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Tiwari, V., Malik, S., Wolfe, A., Lee, M.: Instruction-level power analysis and optimization of software. VLSI Signal Processing (13), 223\u2013238 (1996)","DOI":"10.1007\/BF01130407"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Varma, A., Debes, E., Kozintsev, I., Jacob, B.: Instruction-level power dissipation in the Intel XScale embedded microprocessor. In: Sudharsanan, S., Bove Jr., V.M., Panchanathan, S. (eds.) Proceedings of SPIE, Embedded Processors for Multimedia and Communications II, San Jose, California, USA, vol.\u00a05683, pp. 1\u20138. SPIE (2005)","DOI":"10.1117\/12.585564"},{"issue":"35","key":"29_CR10","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"2","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. computer\u00a02(35), 59\u201367 (2002)","journal-title":"computer"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Ye, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: The design and use of SimplePower: A cycle-accurate energy estimation tool. In: Proc. of 37th DAC, Los Angeles, California, pp. 340\u2013345 (2000)","DOI":"10.1145\/337292.337436"},{"key":"29_CR12","unstructured":"Intel corporation: Intel 80200 Processor based on Intel XScale Microarchitecture: Developer\u2019s Manual. Order Number: 273411-003 (March 2003)"},{"key":"29_CR13","unstructured":"Intel corporation: High Performance Memory Controller for the Intel 80200 Processor. Order Number: 273494-001 (March 2001)"},{"key":"29_CR14","unstructured":"Department of Software Engineering, University of Szeged: GCC code-size benchmark environment (CSiBE), http:\/\/www.csibe.org\/"},{"key":"29_CR15","unstructured":"Wasabi Systems Inc.: Wasabi Systems GNU tools version 031121 for Intel XScale microarchitecture http:\/\/www.intel.com\/design\/intelxscale\/dev_tools\/031121\/wasabi_031121.htm"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:26:52Z","timestamp":1619519212000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}