{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T14:10:38Z","timestamp":1737382238393,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_31","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"320-329","source":"Crossref","is-referenced-by-count":1,"title":["Design and Test of Self-checking Asynchronous Control Circuit"],"prefix":"10.1007","author":[{"given":"Jian","family":"Ruan","sequence":"first","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"31_CR1","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1016\/0167-9260(92)90033-U","volume":"13","author":"P.A. Beerel","year":"1992","unstructured":"Beerel, P.A., Meng, T.H.-Y.: Semi-modularity and testability of speed-independent circuits. Integration, the VLSI journal\u00a013(3), 301\u2013322 (1992)","journal-title":"Integration, the VLSI journal"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Bystrov, A., Yakovlev, A.: Asynchronous circuit synthesis by direct mapping: Interfacing to environment. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2002, pp. 127\u2013136 (2002)","DOI":"10.1109\/ASYNC.2002.1000303"},{"issue":"8","key":"31_CR3","doi-asserted-by":"publisher","first-page":"727","DOI":"10.1109\/TC.1977.1674910","volume":"26","author":"R. David","year":"1977","unstructured":"David, R.: Modular design of asynchronous circuits defined by graphs. IEEE Transactions on Computers\u00a026(8), 727\u2013737 (1977)","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"31_CR4","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/5.362752","volume":"83","author":"S. Hauck","year":"1995","unstructured":"Hauck, S.: Asynchronous design methodologies: An overview. Proceedings of the IEEE\u00a083(1), 69\u201393 (1995)","journal-title":"Proceedings of the IEEE"},{"issue":"12","key":"31_CR5","doi-asserted-by":"publisher","first-page":"1133","DOI":"10.1109\/TC.1982.1675937","volume":"C-31","author":"L.A. Hollaar","year":"1982","unstructured":"Hollaar, L.A.: Direct implementation of asynchronous control units. IEEE Transactions on Computers\u00a0C-31(12), 1133\u20131141 (1982)","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"31_CR6","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1016\/0167-9260(95)00012-5","volume":"19","author":"H. Hulgaard","year":"1995","unstructured":"Hulgaard, H., Burns, S.M., Borriello, G.: Testing asynchronous circuits: A survey. Integration, the VLSI journal\u00a019(3), 111\u2013131 (1995)","journal-title":"Integration, the VLSI journal"},{"key":"31_CR7","volume-title":"Series in Parallel Computing","author":"M. Kishinevsky","year":"1994","unstructured":"Kishinevsky, M., Kondratyev, A., Taubin, A., Varshavsky, V.: Concurrent Hardware: The Theory and Practice of Self-Timed Design. In: Series in Parallel Computing, John Wiley & Sons, Chichester (1994)"},{"key":"31_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3212-5","volume-title":"Algorithms for Synthesis and Testing of Asynchronous Circuits","author":"L. Lavagno","year":"1993","unstructured":"Lavagno, L., Sangiovanni-Vincentelli, A.: Algorithms for Synthesis and Testing of Asynchronous Circuits. Kluwer Academic Publishers, Dordrecht (1993)"},{"issue":"4","key":"31_CR9","doi-asserted-by":"publisher","first-page":"442","DOI":"10.1109\/12.762538","volume":"48","author":"M.J. Liebelt","year":"1999","unstructured":"Liebelt, M.J., Burgess, N.: Detecting exitory stuck-at faults in semimodular asynchronous circuits. IEEE Transactions on Computers\u00a048(4), 442\u2013448 (1999)","journal-title":"IEEE Transactions on Computers"},{"key":"31_CR10","first-page":"118","volume-title":"Advanced Research in VLSI","author":"A.J. Martin","year":"1991","unstructured":"Martin, A.J., Hazewindus, P.J.: Testing delay-insensitive circuits. In: S\u00e9quin, C.H. (ed.) Advanced Research in VLSI, pp. 118\u2013132. MIT Press, Cambridge (1991)"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"Montanari, U., Rossi, F.: Contextual nets. Acta Informatica\u00a032(6), 545\u2013596","DOI":"10.1007\/BF01178907"},{"key":"31_CR12","unstructured":"Shang, D.: Asynchronous communication circuits: Design, test and synthesis. Technical Report NCL-EECE-MSD-TR-2003-100, University of Newcastle upon Tyne, UK (2003)"},{"key":"31_CR13","doi-asserted-by":"crossref","unstructured":"Shang, D., Xia, F., Yakovlev, A.: Asynchronous circuit synthesis via direct translation. In: Proc. International Symposium on Circuits and Systems, May 2000, vol.\u00a03, pp. 369\u2013372 (2000)","DOI":"10.1109\/ISCAS.2002.1010237"},{"issue":"3","key":"31_CR14","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1049\/ip-cdt:20045094","volume":"152","author":"D. Sokolov","year":"2005","unstructured":"Sokolov, D., Yakovlev, A.: Clockless circuits and system synthesis. IEE Proceedings, Computers and Digital Techniques\u00a0152(3), 298\u2013316 (2005)","journal-title":"IEE Proceedings, Computers and Digital Techniques"},{"key":"31_CR15","volume-title":"Asynchronous Sequential Switching Circuits","author":"S.H. Unger","year":"1969","unstructured":"Unger, S.H.: Asynchronous Sequential Switching Circuits. Wiley-Interscience, John Wiley & Sons, Inc., New York (1969)"},{"volume-title":"Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems","year":"1990","key":"31_CR16","unstructured":"Varshavsky, V.I. (ed.): Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands (1990)"},{"issue":"1","key":"31_CR17","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/54.350688","volume":"12","author":"A.V. Yakovlev","year":"1995","unstructured":"Yakovlev, A.V., Koelmans, A.M., Lavagno, L.: High-level modeling and design of asynchronous interface logic. IEEE Design & Test of Computers\u00a012(1), 32\u201340 (1995)","journal-title":"IEEE Design & Test of Computers"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_31.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:34:03Z","timestamp":1737380043000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}