{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:46Z","timestamp":1725501046755},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_32","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T04:15:44Z","timestamp":1187583344000},"page":"330-339","source":"Crossref","is-referenced-by-count":0,"title":["An Automatic Design Flow for Implementation of Side Channel Attacks Resistant Crypto-Chips"],"prefix":"10.1007","author":[{"given":"Behnam","family":"Ghavami","sequence":"first","affiliation":[]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"32_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO 1999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"32_CR2","unstructured":"adn, J.J.Q., Samyde, D.: Side-channel Cryptanalysis. In: Proc. SECI, September 2002, pp. 179\u2013184 (2002)"},{"key":"32_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology - CRYPTO \u201996","author":"Kocher","year":"1996","unstructured":"Kocher: Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS and Other Systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol.\u00a01109, pp. 104\u2013113. Springer, Heidelberg (1996)"},{"key":"32_CR4","series-title":"Lecture Notes in Computer Science","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"J.J. Quisquater","year":"1999","unstructured":"Quisquater, J.J., Samyde, D.: ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, Springer, Heidelberg (1999)"},{"key":"32_CR5","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: 28th European Solid-State Circuits Conference (ESSCIRC 2002), September 2002, pp. 403\u2013406 (2002)"},{"key":"32_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1007\/11556930_56","volume-title":"Integrated Circuit and System Design","author":"F. Mace","year":"2005","unstructured":"Mace, F., Standaert, F.X., Quisquater, J.J., Legat, J.D.: A Design Methodology for Secured ICs Using Dynamic Current Mode Logic. In: Paliouras, V., Vounckx, J., Verkest, D. (eds.) PATMOS 2005. LNCS, vol.\u00a03728, pp. 550\u2013560. Springer, Heidelberg (2005)"},{"key":"32_CR7","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Tiri, K. (ed.) Design, Automation and Test in Europe Conference (DATE 2004), February 2004, pp. 246\u2013251 (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"32_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_31","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"K. Kulikowski","year":"2006","unstructured":"Kulikowski, K., Smirnov, A., Taubin, A.: Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol.\u00a04249, Springer, Heidelberg (2006)"},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"Kulikowski, K., Karpovsky, M., Taubin, A.: DPA on faulty cryptographic hardware and countermeasures. In: Fault Diagnosis and Tolerance in Cryptography. 3nd International Workshop (2006)","DOI":"10.1007\/11889700_19"},{"key":"32_CR10","doi-asserted-by":"crossref","unstructured":"Kulikowski, K., Karpovsky, M., Taubin, A.: Robust Codes for Fault Attack Resistant Cryptographic Hardware. In: Fault Diagnosis and Tolerance in Cryptography, 2nd International Workshop, Edinburgh (2005)","DOI":"10.1007\/11889700_17"},{"key":"32_CR11","unstructured":"Bouesse, F., Fesquet, L., Renaudin, M.: QDI circuit to Improve Smartcard Security. In: 2nd Asynchronous Circuit Design Workshop (ACID 2002), Munich, Germany, Januray 2002, pp. 28\u201329 (2002)"},{"issue":"1-2","key":"32_CR12","first-page":"133","volume":"54","author":"M. Renaudin","year":"2000","unstructured":"Renaudin, M.: Asynchronous circuits and systems: a promising design alternative. Microelectronic for Telecommunications: managing high complexity and mobility (MIGAS 2000), Guest Editors : Senn, P., Renaudin, M., Boussey, J. Special issue of the Microelectronics-Engineering Journal\u00a054(1-2), 133\u2013149 (2000)","journal-title":"Microelectronic for Telecommunications : managing high complexity and mobility (MIGAS 2000), Special issue of the Microelectronics-Engineering Journal"},{"key":"32_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1007\/BFb0052259","volume-title":"Advances in Cryptology - CRYPTO \u201997","author":"E. Biham","year":"1997","unstructured":"Biham, E., Shamir, A.: Differential fault analysis of secret key cryptosystems. In: Kaliski Jr., B.S. (ed.) CRYPTO 1997. LNCS, vol.\u00a01294, pp. 513\u2013525. Springer, Heidelberg (1997)"},{"key":"32_CR14","unstructured":"MacDonald, D.J.: A Balanced-Power Domino-Style Standard Cell Library for Fine-Grain Asynchronous Pipelined Design to Resist Differential Power Analysis Attacks. Master of Science Thesis, 2005, Boston University, Boston (2005), available at http:\/\/reliable.bu.edu\/Projects\/MacDonald_thesis.pdf"},{"key":"32_CR15","unstructured":"Jaffe, J., Kocher, P., Jun, B.: Hardware-level mitigation and DPA countermeasures for Cryptographic devices, US Patent 6654884"},{"key":"32_CR16","unstructured":"http:\/\/www.asynch.ir\/persia"},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"Seifhashemi, A., Pedram, H.: Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction. In: Proc. Of 40th DAC, June 2003, Anneheim, CA, USA (2003)","DOI":"10.1145\/775832.775917"},{"key":"32_CR18","volume-title":"Principles of Asynchronous Circuit Design \u2013 A System Perspective","author":"J. Sparso","year":"2002","unstructured":"Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design \u2013 A System Perspective. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"32_CR19","unstructured":"McCardle, J., Chester, D.: Measuring an asynchronous processor\u2019s power and noise. In: SNUG\u00a0(2001)"},{"key":"32_CR20","unstructured":"Martin, A.J.: Synthesis of Asynchronous VLSI Circuits, Caltech, CS-TR-93-28 (1991)"},{"key":"32_CR21","unstructured":"TSMC 0.18\u03bcm process 1.8-volt Sage-X standard cell library databook (September 2003)"},{"key":"32_CR22","unstructured":"Fips pub 197: Advanced encryption standard, http:\/\/csrc.nist.gov"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_32.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:26:55Z","timestamp":1619504815000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}