{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T05:12:01Z","timestamp":1751951521892},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74442-9_33","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T04:15:44Z","timestamp":1187583344000},"page":"340-351","source":"Crossref","is-referenced-by-count":4,"title":["Analysis and Improvement of Dual Rail Logic as a Countermeasure Against DPA"],"prefix":"10.1007","author":[{"given":"A.","family":"Razafindraibe","sequence":"first","affiliation":[]},{"given":"M.","family":"Robert","sequence":"additional","affiliation":[]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"33_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., et al.: Differential power analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"33_CR2","unstructured":"Suzuki, et al.: Random Switching Logic: A Countermeasure against DPA based on Transition Probability, Cryptology ePrint Archive, report 2004\/346"},{"issue":"4","key":"33_CR3","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1109\/TC.2005.61","volume":"54","author":"A. Bystrov","year":"2005","unstructured":"Bystrov, A., Yakovlev, A., Sokolov, D., Murphy, J.: Design and Analysis of Dual-Rail Circuits for Security Applications. IEEE Trans. on Computers\u00a054(4), 449\u2013460 (2005)","journal-title":"IEEE Trans. on Computers"},{"key":"33_CR4","unstructured":"Guilley, S., et al.: CMOS Structures Suitable for Secure Hardware. In: 2004 Design, Automation and Test in Europe Conf. and Exposition (DATE 2004),February 2004, France, 16-20 (2004)"},{"key":"33_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.J.A. Fournier","year":"2003","unstructured":"Fournier, J.J.A., et al.: Security Evaluation of Asynchronous Circuits. In: D.Walter, C., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"key":"33_CR6","unstructured":"Bouesse, G.F., et al.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March, 2005, Munich, Germany (2005)"},{"key":"33_CR7","unstructured":"Razafindraibe, A., et al.: Secure structures for secure asynchronous QDI circuits. In: DCIS 2004: 19th International Conference on Design of Circuits and Integrated Systems (DCIS 2004), November 24-26, 2004, Bordeaux, France (2004)"},{"key":"33_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"K. Tiri","year":"2003","unstructured":"Tiri, K., et al.: Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In: D.Walter, C., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 125\u2013136. Springer, Heidelberg (2003)"},{"key":"33_CR9","unstructured":"Tiri, K., et al.: A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs. In: 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March, 2005, Munich, Germany (2005)"},{"key":"33_CR10","unstructured":"Mace, F., et al.: A dynamic current mode logic to counteract power analysis attacks. In: DCIS 2004: 19th International Conference on Design of Circuits and Integrated Systems (DCIS 2004), November 24-26, 2004, Bordeaux, France (2004)"},{"key":"33_CR11","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TCAD.2002.804088","volume":"21","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., et al.: Transition time modeling in deep submicron CMOS. IEEE Trans. on Computer Aided Design\u00a021, 1352\u20131363 (2002)","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"33_CR12","unstructured":"Razafindraibe, A., et al.: Asynchronous Dual rail Cells to Secure Cryptosystem against Side Channel Attacks (SAME 2005), October 5-6, 2005, Sophia Antipolis, France (2005)"},{"key":"33_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/978-3-540-39762-5_20","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"P. Maurine","year":"2003","unstructured":"Maurine, P., et al.: Static Implementation of QDI Asynchronous Primitives. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 181\u2013191. Springer, Heidelberg (2003)"},{"key":"33_CR14","unstructured":"Chaterzigeorgiou, A., et al.: Collapsing the Transistor Chain to an Effective Single Equivalent Transistor. In: 1998 Design Automation and Test in Europe (DATE 1998), February 23-26, 1998, Le Palais des Congres de Paris, Paris, France (1998)"},{"key":"33_CR15","unstructured":"http:\/\/www.cadence.com\/products\/digital_ic\/soc_encounter\/index.aspx"},{"key":"33_CR16","unstructured":"Piguet, C., et al.: Electrical Design of Dynamic and Static Speed Independent CMOS Circuits from Signal Transistion Graphs. In: 8th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 1998), Technical University of Denmark, October 7-9, 1998, pp. 357\u2013366 (1998)"},{"key":"33_CR17","unstructured":"Kulikowski, K.J., et al.: Delay Insensitive Encoding and Power Analysis: A Balancing Act. In: 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2005), New York City, USA, March 13-16, 2005, pp. 116\u2013125 (2005)"},{"key":"33_CR18","unstructured":"National Bureau of Standards: Data Encryption Standard, Federal Information Processing Standards Publication, vol. 46 (January 1977)"},{"key":"33_CR19","unstructured":"Eldo User\u2019s Manual, Mentor Graphic\u2019s Corp (1998)"},{"key":"33_CR20","doi-asserted-by":"crossref","unstructured":"Meng, T.H.-Y., et al.: Automatic Synthesis of Asynchronous Circuits from High-Level Specifications. IEEE Trans. On Computer Aided Design\u00a08(11) (November 1989)","DOI":"10.1109\/43.41504"},{"key":"33_CR21","unstructured":"Razafindraibe, A., Robert, M., Renaudin, M., Maurine, P.: Evaluation of the robustness of dual rail logic against DPA. In: IEEE International Conference on Integrated Circuit Design and Technology (24-26 May, 2006)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T21:11:28Z","timestamp":1558473088000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540744412","9783540744429"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]}}}