{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:47Z","timestamp":1725501047345},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_37","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"384-393","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Input Variations for Energy Reduction"],"prefix":"10.1007","author":[{"given":"Toshinori","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuji","family":"Kunitake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an Infrastructure for Computer System Modeling. IEEE Computer\u00a035(2) (2002)","DOI":"10.1109\/2.982917"},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A.: Parameter Variations and Impact on Circuits and Microarchitecture. In: 40th Design Automation Conference (2003)","DOI":"10.1145\/775832.775920"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. ACM SIGARCH. Computer Architecture News\u00a025(3) (1997)","DOI":"10.1145\/268806.268810"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Das, S., Sanjay, P., Roberts, D., Lee, L.S., Blaauw, D., Austin, T., Mudge, T., Flautner, K.: A Self-Tuning DVS Processor Using Delay-Error Detection and Correction. In: Symposium on VLSI Circuits (2005)","DOI":"10.1109\/ICICDT.2006.220829"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Ernst, D., Kim, N.S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In: 36th International Symposium on Microarchitecture (2003)","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"37_CR6","unstructured":"Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., Valentine, R.C.: The Intel Pentium M Processor: Microarchitecture and Performance. Intel Technology Journal\u00a07(2) (2003)"},{"key":"37_CR7","unstructured":"Intel Corporation: Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache. Datasheet (2006)"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Karnik, T., Borkar, S., De, V.: Sub-90nm Technologies: Challenges and Opportunities for CAD. In: International Conference on Computer Aided Design (2002)","DOI":"10.1145\/774572.774602"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Kunitake, Y., Chiyonobu, A., Tanaka, K., Sato, T.: Challenges in Evaluations for a Typical-Case Design Methodology. In: 8th International Symposium on Quality Electronic Design (2007)","DOI":"10.1109\/ISQED.2007.46"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Li, H., Chen, Y., Roy, K., Koh, C.-K.: SAVS: A Self-Adaptive Variable Supply-Voltage Technique for Process-Tolerant and Power-Efficient Multi-Issue Superscalar Processor Design. In: 11th Asia and South Pacific Design Automation Conference (2006)","DOI":"10.1145\/1118299.1118347"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Lu, S.-L.: Speeding up Processing with Approximation Circuits. IEEE Computer\u00a037(3) (2004)","DOI":"10.1109\/MC.2004.1274006"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.: Robust System Design with Built-In Soft-Error Resilience. IEEE Computer\u00a038(2) (2005)","DOI":"10.1109\/MC.2005.70"},{"key":"37_CR13","volume-title":"Compilers and Operating Systems for Low Power","author":"T. Sato","year":"2003","unstructured":"Sato, T., Arita, I.: Constructive Timing Violation for Improving Energy Efficiency. In: Benini, L., Kandemir, M., Ramanujam, J. (eds.) Compilers and Operating Systems for Low Power, Kluwer Academic Publishers, Dordrecht (2003)"},{"key":"37_CR14","doi-asserted-by":"crossref","unstructured":"Sato, T., Kunitake, Y.: A Simple Flip-Flop Circuit for Typical-Case Designs for DFM. In: 8th International Symposium on Quality Electronic Design (2007)","DOI":"10.1109\/ISQED.2007.23"},{"key":"37_CR15","doi-asserted-by":"crossref","unstructured":"Shanbhag, N.R.: Reliable and Efficient System-on-chip Design. IEEE Computer\u00a037(3) (2004)","DOI":"10.1109\/MC.2004.1274003"},{"key":"37_CR16","doi-asserted-by":"crossref","unstructured":"Uht, A.K.: Going beyond Worst-case Specs with TEAtime. IEEE Computer\u00a037(3) (2004)","DOI":"10.1109\/MC.2004.1274004"},{"key":"37_CR17","doi-asserted-by":"crossref","unstructured":"Unsal, O S, Tschanz, J W, Bowman, K., De, V, Vera, X, Gonzalez, A, Ergin, O: Impact of Parameter Variations on Circuits and Microarchitecture. IEEE Micro\u00a026(6) (2006)","DOI":"10.1109\/MM.2006.122"},{"key":"37_CR18","doi-asserted-by":"crossref","unstructured":"Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanazawa, M., Ichida, M., Nogami, K.: Automated Low-Power Technique Exploiting Multiple Supply Voltages Applied to a Media Processor. IEEE Journal of Solid-State Circuits\u00a033(3) (1998)","DOI":"10.1109\/4.661212"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_37.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:26:56Z","timestamp":1619519216000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}