{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:54Z","timestamp":1725501054735},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_41","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"423-432","source":"Crossref","is-referenced-by-count":0,"title":["On Two-Pronged Power-Aware Voltage Scheduling for Multi-processor Real-Time Systems"],"prefix":"10.1007","author":[{"given":"Naotake","family":"Kamiura","sequence":"first","affiliation":[]},{"given":"Teijiro","family":"Isokawa","sequence":"additional","affiliation":[]},{"given":"Nobuyuki","family":"Matsui","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"16","key":"41_CR1","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/TC.2005.100","volume":"54","author":"M. Hariyama","year":"2005","unstructured":"Hariyama, M., Aoyama, T., Kameyama, M.: Genetic Approach to Minimizing Energy Consumption of VLSI Processors Using Multiple Supply Voltages. IEEE Trans. on Comput.\u00a054(16), 642\u2013650 (2005)","journal-title":"IEEE Trans. on Comput."},{"issue":"11","key":"41_CR2","doi-asserted-by":"publisher","first-page":"1571","DOI":"10.1109\/4.881202","volume":"35","author":"T.D. Burd","year":"2000","unstructured":"Burd, T.D., Pering, T.A., Stratakos, A.J., Brodersen, R.W.: A Dynamic Voltage Scaled Microprocessor System. IEEE Journal of Solid-State Circuits\u00a035(11), 1571\u20131580 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"41_CR3","doi-asserted-by":"crossref","unstructured":"Hong, I., Potkonjak, M., Srivastava, M.: On-line Scheduling of Hard Real-Time Tasks on Variable Voltage Processor. In: Proc. of International Conference on Computer Aided Design, pp. 653\u2013656 (1998)","DOI":"10.1145\/288548.289105"},{"key":"41_CR4","doi-asserted-by":"crossref","unstructured":"Pering, T., Burd, T., Brodersen, R.: Voltage Scheduling in the lparm Microprocessor System. In: Proc. of Int. Symp. on Low-Power Electronics and Design, pp. 96\u2013101 (2000)","DOI":"10.1145\/344166.344530"},{"issue":"12","key":"41_CR5","doi-asserted-by":"publisher","first-page":"1586","DOI":"10.1109\/TC.2003.1252854","volume":"52","author":"C.M. Krishna","year":"2003","unstructured":"Krishna, C.M., Lee, Y.-H.: Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time System. IEEE Trans. on Comput.\u00a052(12), 1586\u20131593 (2003)","journal-title":"IEEE Trans. on Comput."},{"issue":"5","key":"41_CR6","doi-asserted-by":"publisher","first-page":"508","DOI":"10.1109\/TC.2005.77","volume":"54","author":"J.A. Barnett","year":"2005","unstructured":"Barnett, J.A.: Dynamic Task-Level Voltage Scheduling Optimizations. IEEE Trans. on Comput.\u00a054(5), 508\u2013520 (2005)","journal-title":"IEEE Trans. on Comput."},{"key":"41_CR7","doi-asserted-by":"crossref","unstructured":"Gruian, F., Kuchcinski, K.: Lenes: Task-Scheduling for Low-Energy Systems Using Variable Voltage Processors. In: Proc. of Asia South Pacific-Design Automation Conference, pp. 449\u2013455 (2001)","DOI":"10.1145\/370155.370511"},{"key":"41_CR8","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Hu, X., Chen, D.Z.: Task Scheduling and Voltage Selection for Energy Minimization. In: Proc. of the 39th Design Automation Conference, pp. 183\u2013188 (2002)","DOI":"10.1145\/513918.513966"},{"key":"41_CR9","doi-asserted-by":"crossref","unstructured":"Mishra, R., Rastogi, N., Zhu, D., Moss\u00e9, D., Melhem, R.: Energy Aware Scheduling for Distributed Real-Time Systems. In: Proc. of Int. Parallel and Distributed Processing Symposium, pp. 22\u201326 (2003)","DOI":"10.1109\/IPDPS.2003.1213099"},{"key":"41_CR10","first-page":"84","volume-title":"Proc. of IEEE Real-Time Systems Symposium","author":"D. Zhu","year":"2001","unstructured":"Zhu, D., Melhem, R., Childers, B.R.: Scheduling with Dynamic Voltage\/Speed Adjustment Using Slack Reclamation in Multi-processor Real-Time Systems. In: Proc. of IEEE Real-Time Systems Symposium, pp. 84\u201392. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"41_CR11","unstructured":"Zhu, D., AbouGhazaleh, N., Moss\u00e9, D., Melhem, R.: Power Aware Scheduling for AND\/OR Graphs in Multi-processor Real-Time Systems. In: Proc. of Int. Conference on Parallel Processing, pp. 593\u2013601 (2002)"},{"key":"41_CR12","doi-asserted-by":"crossref","unstructured":"Roychowdhury, D., Koren, I., Krishna, C.M., Lee, Y.-H.: A Voltage Scheduling Heuristic for Real-Time Task Graphs. In: Proc. of the Performance and Dependability Symposium, pp. 741\u2013750 (2003)","DOI":"10.1109\/DSN.2003.1209989"},{"issue":"4","key":"41_CR13","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low Power CMOS Digital Design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"41_CR14","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In: Proc. of Int. Symp. on Low-Power Electronics and Design, pp. 197\u2013201 (1998)","DOI":"10.1145\/280756.280894"},{"issue":"12","key":"41_CR15","doi-asserted-by":"publisher","first-page":"1321","DOI":"10.1016\/0167-8191(93)90079-Z","volume":"19","author":"T. Yang","year":"1993","unstructured":"Yang, T., Gerasoulis, A.: List Scheduling with and without Communication Delays. Parallel Computing\u00a019(12), 1321\u20131344 (1993)","journal-title":"Parallel Computing"},{"key":"41_CR16","unstructured":"http:\/\/www.intel.com\/design\/intelxscale\/"},{"key":"41_CR17","unstructured":"http:\/\/www.kasahara.elec.waseda.ac.jp\/schedule\/"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_41.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:27:01Z","timestamp":1619519221000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}