{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:42Z","timestamp":1725501042345},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_45","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T04:15:44Z","timestamp":1187583344000},"page":"463-473","source":"Crossref","is-referenced-by-count":2,"title":["A Fast and Accurate Power Estimation Methodology for QDI Asynchronous Circuits"],"prefix":"10.1007","author":[{"given":"Behnam","family":"Ghavami","sequence":"first","affiliation":[]},{"given":"Mahtab","family":"Niknahad","sequence":"additional","affiliation":[]},{"given":"Mehrdad","family":"Najibi","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"45_CR1","volume-title":"Principles of Asynchronous Circuit Design \u2013 A System Perspective","author":"J. Sparso","year":"2002","unstructured":"Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design \u2013 A System Perspective. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"45_CR2","doi-asserted-by":"crossref","unstructured":"Wong, C G., Martin, A.J.: High-Level Synthesis of Asynchronous Systems by Data Driven Decomposition. In: Proc. Of 40th DAC, June 2003, Anneheim, CA, USA (2003)","DOI":"10.1145\/775832.775962"},{"key":"45_CR3","unstructured":"Martin, A.J.: Synthesis of Asynchronous VLSI Circuits Caltech, CS-TR-93-28 (1991)"},{"key":"45_CR4","unstructured":"Wong, C.G., Martin, A.J.: Data-Driven Process Decomposition for the Synthesis of Asynchronous circuits. In: Proc. ICECS (2001)"},{"key":"45_CR5","unstructured":"Lines, A.M.: Pipelined Asynchronous circuits\" MSc Thesis, California Institute of Technology, June 1995 (revised 1998)"},{"key":"45_CR6","volume-title":"Developments in concurrency and communication, UT Year of programming Series","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: Programming in VLSI, from Communicating Processes to Delay Insensitive Circuits. In: Hoare, C.A.R. (ed.) Developments in concurrency and communication, UT Year of programming Series, Addision Wesley, London (1990)"},{"key":"45_CR7","unstructured":"Singh, A., Smith, S.C.: Using a VHDL Testbench for Transistor-Level Simulation and Energy Calculation. In: The 2005 International Conference on Computer Design (2005)"},{"key":"45_CR8","unstructured":"Persia Site: http:\/\/www.async.ir\/persia\/persia.php"},{"key":"45_CR9","doi-asserted-by":"crossref","unstructured":"Seifhashemi, A., Pedram, H.: Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction. In: Proc. Of 40th DAC, June 2003, Anneheim, CA, SA (2003)","DOI":"10.1145\/775832.775917"},{"key":"45_CR10","doi-asserted-by":"crossref","unstructured":"Penzes, P.I., Martin, A.J.: An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor. In: DATE Conference, Le Palais des Congres, Paris, France (2002)","DOI":"10.1109\/DATE.2002.999207"},{"key":"45_CR11","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/ASYNC.1994.656309","volume-title":"Proc. 1st International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC)","author":"P. Kudva","year":"1994","unstructured":"Kudva, P., Akella, V.: A Technique for Estimating Power in Asynchronous Circuits. In: Proc. 1st International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), Salt lake city, Utah, pp. 166\u2013175. IEEE Computer Society Press, Los Alamitos (1994)"},{"key":"45_CR12","doi-asserted-by":"crossref","unstructured":"Salehi, M., Saleh, K., Kalantari, H., Naderi, M., Pedram, H.: High level Energy Estimation of Template-Based QDI Asynchronous circuits Based on Transition Counting. In: ICM 2004, Tunis, Tunisia (2004)","DOI":"10.1109\/ICM.2004.1434706"},{"key":"45_CR13","unstructured":"Cortadella, J., Kondratyev, A., Kishinevsky, M., Lavagno, L., Yakovlev, A.V.: Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Systems (DCIS 1996), November 1996, Barcelona, pp. 205\u2013210 (1996)"},{"key":"45_CR14","doi-asserted-by":"crossref","unstructured":"Beerel, P.A., Hsieh, C.-T., Wadekar, S.: Estimation of Energy Consumption in Speed-Independent Control Circuits. IEEE Transactions on CAD, 672\u2013680 (June 1996)","DOI":"10.1109\/43.503936"},{"key":"45_CR15","doi-asserted-by":"crossref","unstructured":"Lee, I., Kim, H., Yang, P., Yoo, S., Chung, E.Y., Choi, K.-M., Kong, J.-T., Eo, S.-K.: Power Vip: SOC Power Estimation Framework at Transaction Level. In: Design Automation, Asia and South Pacific Conference (January 2006)","DOI":"10.1145\/1118299.1118431"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_45.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:27:04Z","timestamp":1619504824000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}