{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T14:10:36Z","timestamp":1737382236237,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_49","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"505-515","source":"Crossref","is-referenced-by-count":0,"title":["Design Methodology and Software Tool for Estimation of Multi-level Instruction Cache Memory Miss Rate"],"prefix":"10.1007","author":[{"given":"N.","family":"Kroupis","sequence":"first","affiliation":[]},{"given":"D.","family":"Soudris","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"49_CR1","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1109\/IWRSP.2003.1207044","volume-title":"14th IEEE International Workshop on Rapid System Prototyping","author":"D. Zhang","year":"2003","unstructured":"Zhang, D., Vahid, F.: Cache configuration exploration on prototyping platforms. In: 14th IEEE International Workshop on Rapid System Prototyping, June 2003, vol.\u00a000, p. 164. IEEE, Los Alamitos (2003)"},{"key":"49_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2002.804107","volume":"21","author":"T. Givargis","year":"2002","unstructured":"Givargis, T., Vahid, F.: Platune: A Tuning framework for system-on-a-chip platforms. IEEE Trans. Computer-Aided Design\u00a021, 1\u201311 (2002)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"49_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1007\/11847083_8","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"A.G. Silva-Filho","year":"2006","unstructured":"Silva-Filho, A.G., Cordeiro, F.R., Sant\u2019Anna, R.E., Lima, M.E.: Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance. In: Vounckx, J., Azemard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol.\u00a04148, pp. 75\u201383. Springer, Heidelberg (2006)"},{"key":"49_CR4","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Vahid, F., Dutt, N.: Automatic Tuning of Two-Level Caches to Embedded Aplications. In: DATE, pp. 208\u2013213 (February 2004)","DOI":"10.1109\/DATE.2004.1268850"},{"key":"49_CR5","doi-asserted-by":"crossref","unstructured":"Borg, A., Kessler, R., Wall, D.: Generation and analysis of very long address traces. In: International Symposium on Computer Architecture, May 1990, pp. 270\u2013279 (1990)","DOI":"10.1145\/325096.325153"},{"key":"49_CR6","doi-asserted-by":"crossref","unstructured":"Mueller, F., Whalley, D.: Fast Instruction Cache Analysis via Static Cache Simulation. In: Proc. of 28th Annual Simulation Symposium, 1995, pp. 105\u2013114 (1995)","DOI":"10.1109\/SIMSYM.1995.393589"},{"key":"49_CR7","doi-asserted-by":"crossref","unstructured":"Lajolo, M., Lavagno, L., Sangiovanni-Vincentelli, A.: Fast instruction cache simulation strategies in a hardware\/software co-design environment. In: Proc. of the Asian and South Pacific Design Automation Conference, ASP-DAC 1999 (January 1999)","DOI":"10.1109\/ASPDAC.1999.760030"},{"key":"49_CR8","doi-asserted-by":"crossref","unstructured":"Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H.: A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In: Proc. of the 39th conference on Design automation, DAC 2002, New Orleans, Louisiana, USA, pp. 22\u201327 (2002)","DOI":"10.1145\/513926.513927"},{"key":"49_CR9","unstructured":"Edler, J., Hill, M.D.: A cache simulator for memory reference traces, http:\/\/www.neci.nj.nec.com\/homepages\/edler\/d4"},{"key":"49_CR10","doi-asserted-by":"crossref","unstructured":"Liveris, N., Zervas, N., Soudris, D., Goutis, C.: A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications. In: Proc. of DATE, 2002, Paris, pp. 977\u2013984 (2002)","DOI":"10.1109\/DATE.2002.998418"},{"issue":"2","key":"49_CR11","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: An Infrastructure for Computer System Modeling. Computer\u00a035(2), 59\u201367 (2002)","journal-title":"Computer"},{"key":"49_CR12","volume-title":"Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation","author":"P. Kuhn","year":"1999","unstructured":"Kuhn, P.: Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publisher, Boston (1999)"},{"issue":"4","key":"49_CR13","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1109\/76.465087","volume":"5","author":"K. Nam","year":"1995","unstructured":"Nam, K., Kim, J.-S., Park, R.-H., Shim, Y.S.: A fast hierarchical motion vector estimation algorithm using mean pyramid. IEEE Transactions on Circuits and Systems for Video Technology\u00a05(4), 344\u2013351 (1995)","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"3","key":"49_CR14","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/76.836286","volume":"10","author":"C.-K. Cheung","year":"2000","unstructured":"Cheung, C.-K., Po, L.-M.: Normalized Partial Distortion Search Algorithm for Block Motion Estimation. Proc. IEEE Transaction on Circuits and Systems for Video Technology\u00a010(3), 417\u2013422 (2000)","journal-title":"Proc. IEEE Transaction on Circuits and Systems for Video Technology"},{"issue":"2","key":"49_CR15","doi-asserted-by":"crossref","first-page":"89","DOI":"10.3233\/ICA-2000-7201","volume":"7","author":"G. Lafruit","year":"2000","unstructured":"Lafruit, G., Nachtergaele, L., Vahnhoof, B., Catthoor, F.: The Local Wavelet Transform: A Memory-Efficient, High-Speed Architecture Optimized to a Region-Oriented Zero-Tree Coder. Integrated Computer-Aided Engineering\u00a07(2), 89\u2013103 (2000)","journal-title":"Integrated Computer-Aided Engineering"},{"key":"49_CR16","unstructured":"Danckaert, K., Catthoor, F., De Man, H.: Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm. In: ACM Conference on Parallel and Distributed Processing Techniques and Applications III, pp. 1669\u20131675 (1999)"},{"key":"49_CR17","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1088\/0954-898X\/5\/3\/003","volume":"5","author":"A.H. Dekker","year":"1994","unstructured":"Dekker, A.H.: Kohonen neural networks for optimal colour quantization. Network: Computation in Neural Systems\u00a05, 351\u2013367 (1994)","journal-title":"Network: Computation in Neural Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_49.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:34:28Z","timestamp":1737380068000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_49","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}