{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T12:39:01Z","timestamp":1770295141577,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540744412","type":"print"},{"value":"9783540744429","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_50","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T04:15:44Z","timestamp":1187583344000},"page":"516-525","source":"Crossref","is-referenced-by-count":3,"title":["A Statistical Model of Logic Gates for Monte Carlo Simulation Including On-Chip Variations"],"prefix":"10.1007","author":[{"given":"Francesco","family":"Centurelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Giancane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"50_CR1","volume-title":"Design of high-performance microprocessor circuits","author":"A. Chandrakasan","year":"2001","unstructured":"Chandrakasan, A., Bowhill, W.J., Fox, F.: Design of high-performance microprocessor circuits. Wiley, New York (2001)"},{"issue":"3","key":"50_CR2","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1109\/96.404098","volume":"18","author":"T. Gneiting","year":"1995","unstructured":"Gneiting, T., Jalowiecki, I.P.: Influence of process parameter variations on the signal distribution behavior of wafer scale integration devices. IEEE Trans. Components, Packaging and Manufacturing Technology Part B\u00a018(3), 424\u2013430 (1995)","journal-title":"IEEE Trans. Components, Packaging and Manufacturing Technology Part B"},{"key":"50_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1007\/978-3-540-30205-6_6","volume-title":"Integrated Circuit and System Design","author":"H. Chang","year":"2004","unstructured":"Chang, H., Qian, H., Sapatnekar, S.S.: The certainty of uncertainty: randomness in nanometer design. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 36\u201347. Springer, Heidelberg (2004)"},{"key":"50_CR4","first-page":"451","volume-title":"IEEE Int. Symp. Quality Electronic design","author":"S. Nassif","year":"2000","unstructured":"Nassif, S.: Design for variability in DSM technologies. In: IEEE Int. Symp. Quality Electronic design, pp. 451\u2013454. IEEE Computer Society Press, Los Alamitos (2000)"},{"issue":"4","key":"50_CR5","doi-asserted-by":"publisher","first-page":"396","DOI":"10.1109\/66.806116","volume":"12","author":"A. Nardi","year":"1999","unstructured":"Nardi, A., Neviani, A., Zanoni, E., Quarantelli, M., Guardiani, C.: Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies. IEEE Trans. Semiconductor Manufacturing\u00a012(4), 396\u2013402 (1999)","journal-title":"IEEE Trans. Semiconductor Manufacturing"},{"issue":"4","key":"50_CR6","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1109\/66.806125","volume":"12","author":"K. Singhal","year":"1999","unstructured":"Singhal, K., Visvanathan, V.: Statistical device models from worst case files and electrical test data. IEEE Trans. Semiconductor Manufacturing\u00a012(4), 470\u2013484 (1999)","journal-title":"IEEE Trans. Semiconductor Manufacturing"},{"key":"50_CR7","doi-asserted-by":"publisher","first-page":"3025","DOI":"10.1109\/ISCAS.2006.1693262","volume-title":"ISCAS 06 IEEE Int. Symp. on Circuits and Systems","author":"A.A. Mutlu","year":"2006","unstructured":"Mutlu, A.A., Kwong, C., Mukherjee, A., Rahman, M.: Statistical circuit performance variability minimization under manufacturing variations. In: ISCAS 06 IEEE Int. Symp. on Circuits and Systems, pp. 3025\u20133028. IEEE Computer Society Press, Los Alamitos (2006)"},{"issue":"2","key":"50_CR8","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1109\/92.238423","volume":"1","author":"H.-F. Jyu","year":"1993","unstructured":"Jyu, H.-F., Malik, S., Devadas, S., Keutzer, K.W.: Statistical timing analysis of combinatorial logic circuits. IEEE Trans. VLSI Systems\u00a01(2), 126\u2013137 (1993)","journal-title":"IEEE Trans. VLSI Systems"},{"issue":"9","key":"50_CR9","doi-asserted-by":"crossref","first-page":"1467","DOI":"10.1109\/TCAD.2005.850834","volume":"24","author":"H. Chang","year":"2005","unstructured":"Chang, H., Sapatnekar, S.S.: Statistical timing analysis under spatial correlations. IEEE Trans. on CAD\u00a024(9), 1467\u20131482 (2005)","journal-title":"IEEE Trans. on CAD"},{"issue":"11","key":"50_CR10","doi-asserted-by":"crossref","first-page":"2376","DOI":"10.1109\/TCAD.2006.881332","volume":"25","author":"J.A.G. Jess","year":"2006","unstructured":"Jess, J.A.G., Kalafala, K., Naidu, S.R., Otten, R.H.J.M., Visweswariah, C.: Statistical timing for parametric yield prediction of digital integrated circuits. IEEE Trans. on CAD\u00a025(11), 2376\u20132392 (2006)","journal-title":"IEEE Trans. on CAD"},{"issue":"2","key":"50_CR11","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MM.2006.39","volume":"26","author":"A. Agarwal","year":"2006","unstructured":"Agarwal, A., Mukhopadhyay, S., Raychowdhury, A., Roy, K., Kim, C.H.: Leakage power analysis and reduction for nanoscale circuits. IEEE Micro\u00a026(2), 68\u201380 (2006)","journal-title":"IEEE Micro"},{"key":"50_CR12","doi-asserted-by":"crossref","unstructured":"Rao, R., Srivastava, A., Blaauw, D., Sylvester, D.: Statistical estimation of leakage current considering inter- and intra-die process variation. In: ISLPED 2003 Int. Symp. Low-Power Electronics and Design, pp. 84\u201389 (2003)","DOI":"10.1145\/871528.871530"},{"key":"50_CR13","doi-asserted-by":"crossref","unstructured":"Chang, H., Sapatnekar, S.S.: Full-chip analysis of leakage power under process variations, including spatial correlations. In: DAC 2005 Proc. Design Automation Conf., pp. 523\u2013528 (2005)","DOI":"10.1145\/1065579.1065716"},{"issue":"5","key":"50_CR14","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1109\/TVLSI.2003.817120","volume":"11","author":"T. Chen","year":"2005","unstructured":"Chen, T., Naffziger, S.: Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for improving delay and leakage under the presence of process variation. IEEE Trans. VLSI Systems\u00a011(5), 888\u2013899 (2005)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"50_CR15","unstructured":"ITRS: The International Technology Roadmap for Semiconductors, 2005 edn. (2005)"},{"key":"50_CR16","unstructured":"Verilog-A language reference manual, Version 1.0. Open Verilog International (1996)"},{"key":"50_CR17","volume-title":"The system designer\u2019s guide to VHDL-AMS","author":"P.J. Ashenden","year":"2002","unstructured":"Ashenden, P.J., Peterson, G.D., Teegarden, D.A.: The system designer\u2019s guide to VHDL-AMS. Morgan Kaufmann, San Francisco (2002)"},{"issue":"9","key":"50_CR18","doi-asserted-by":"publisher","first-page":"1362","DOI":"10.1109\/81.883331","volume":"47","author":"A. Auvergne","year":"2000","unstructured":"Auvergne, A., Daga, J.M., Rezzoug, M.: Signal transition time effect on CMOS delay evaluation. IEEE Trans. Circuits and Systems I\u00a047(9), 1362\u20131369 (2000)","journal-title":"IEEE Trans. Circuits and Systems I"},{"issue":"2","key":"50_CR19","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/4.982424","volume":"37","author":"K.A. Bowman","year":"2002","unstructured":"Bowman, K.A., Duvall, S.G., Meindl, J.D.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits\u00a037(2), 183\u2013190 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"10","key":"50_CR20","doi-asserted-by":"publisher","first-page":"1410","DOI":"10.1109\/4.792617","volume":"34","author":"K.A. Bowman","year":"1999","unstructured":"Bowman, K.A., Austin, B.L., Eble, J.C., Tang, X., Meindl, J.D.: A physical alpha-power law MOSFET model. J. Solid-State Circuits\u00a034(10), 1410\u20131414 (1999)","journal-title":"J. Solid-State Circuits"},{"issue":"5","key":"50_CR21","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.509853","volume":"31","author":"R.X. Gu","year":"1996","unstructured":"Gu, R.X., Elmasry, M.I.: Power dissipation analysis and optimization of deep submicron CMOS digital circuits. IEEE J. Solid-State Circuits\u00a031(5), 707\u2013713 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"50_CR22","doi-asserted-by":"crossref","unstructured":"Rao, R., Devgan, A., Blaauw, D., Sylvester, D.: Parametric yield estimation considering leakage variability. In: DAC 2004 Proc. Design Automation Conf., pp. 442\u2013447 (2004)","DOI":"10.1145\/996566.996693"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_50.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:27:11Z","timestamp":1619504831000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[]}}