{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:50:42Z","timestamp":1725501042339},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_6","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"53-63","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous Functional Coupling for Low Power Sensor Network Processors"],"prefix":"10.1007","author":[{"given":"Delong","family":"Shang","sequence":"first","affiliation":[]},{"given":"Chihoon","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Ping","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Xia","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Koelmans","sequence":"additional","affiliation":[]},{"given":"Myeonghoon","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Seongwoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","unstructured":"Nazhandali, L., Minuth, M., Austin, T.: SenseBench: Toward an Accurate Evaluation of Sensor Network Processors. In: ISCA 2006 (2006)"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Nazhandali, L., Minuth, M., Zhai, B., Olson, J., Austin, T., Blaauw, D.: A Second-Generation Sensor Network Processor with Application-Driven Memory Optimizations and Out-of-Order Execution. In: ISCA 2005 (2005)","DOI":"10.1145\/1086297.1086330"},{"key":"6_CR3","unstructured":"TI, MSP430, http:\/\/focus.ti.com"},{"key":"6_CR4","volume-title":"Principles of Asynchronous Circuit Design \u2013 A System Perspective","author":"J. Sparso","year":"2002","unstructured":"Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design \u2013 A System Perspective. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"6_CR5","unstructured":"Handshake Solution, Phillips: TiDE \u2014 Timeless Design Environment, http:\/\/www.handshakesolutions.com\/products_services\/tools\/Index.html"},{"key":"6_CR6","unstructured":"Lynch, C., Reilly, F.O.: Processor Choice for Wireless Sensor Networks. In: Proc. of REAlwsn 2005, June 20-21, Stockholm, Sweden (2005)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Moyer, B.: Low Power Design for Embedded Processors. Proc. of IEEE\u00a089(11) (November 2001)","DOI":"10.1109\/5.964439"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Dobberpuhl, D.: The Design of High Performance Low Power Microprocessor. In: ISLPED 1996 (1996)","DOI":"10.1109\/LPE.1996.542723"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Tilak, S., Abu-Ghazaleh, N., Heinzelman, W.: A Taxonomy of Wireless Micro-Sensor Netweok Models. ACM Mobile Computing and Communications Review (MC2R)\u00a06(2) (April 2002)","DOI":"10.1145\/565702.565708"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Tubaishat, M., Madria, S.: Sensor Networks: An Overview. IEEE Potentials (2003)","DOI":"10.1109\/MP.2003.1197877"},{"key":"6_CR11","unstructured":"Peeters, A., Wit, M.: Haste Manual. Handshake Solutions"},{"issue":"4","key":"6_CR12","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"R.S. Bajwa","year":"1997","unstructured":"Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Shridhar, A., Seki, K.: Instruction buffering to reduce power in processors for signal processing. IEEE Trans. On VLSI\u00a05(4), 417\u2013423 (1997)","journal-title":"IEEE Trans. On VLSI"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Markovic, D., Stojanovic, V., Nikolic, B., Horowitz, M.A.: Methods for true energy-performance optimization. IEEE Journal of Solid-State Circuits\u00a039(8) (August 2004)","DOI":"10.1109\/JSSC.2004.831796"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T10:27:24Z","timestamp":1619519244000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}