{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T14:10:42Z","timestamp":1737382242860,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744412"},{"type":"electronic","value":"9783540744429"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-74442-9_8","type":"book-chapter","created":{"date-parts":[[2007,8,20]],"date-time":"2007-08-20T08:15:44Z","timestamp":1187597744000},"page":"75-85","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Content Addressable Memory With Read\/Write and Matched Mask Ports"],"prefix":"10.1007","author":[{"given":"Saleh","family":"Abdel-Hafeez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shadi M.","family":"Harb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William R.","family":"Eisenstadt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Pei, T.B., Zukowski, C.: VLSI implementation of routing tables: tries and CAMs. In: Proc. IEEE INFOCOM, 1991, vol.\u00a02, pp. 515\u2013524 (1991)","DOI":"10.1109\/INFCOM.1991.147548"},{"issue":"9","key":"8_CR2","doi-asserted-by":"publisher","first-page":"2066","DOI":"10.1109\/78.134438","volume":"39","author":"S. Panchanathan","year":"1991","unstructured":"Panchanathan, S., Goldberg, M.: A content-addressable memomry architecture for image coding using vector quantization. IEEE Trans. Signal Process\u00a039(9), 2066\u20132078 (1991)","journal-title":"IEEE Trans. Signal Process"},{"issue":"1","key":"8_CR3","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1049\/ip-cds:19951443","volume":"142","author":"C.Y. Lee","year":"1995","unstructured":"Lee, C.Y., Yang, R.Y.: High-throughput data compresser designs using content addressable memory. IEE Proc. Circuits, Devices and Syst.\u00a0142(1), 69\u201373 (1995)","journal-title":"IEE Proc. Circuits, Devices and Syst."},{"key":"8_CR4","doi-asserted-by":"publisher","first-page":"1003","DOI":"10.1109\/4.34085","volume":"24","author":"J.P. Wade","year":"1989","unstructured":"Wade, J.P., Sodini, C.G.: A ternary content-addressable search engine. IEEE J. Solid-State Circuits\u00a024, 1003\u20131013 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"8_CR5","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/4.924858","volume":"36","author":"H. Miyatake","year":"2001","unstructured":"Miyatake, H., Tanaka, M., Mori, Y.: A design for high \u2013speed low-power CMOS fully parallel content-addressable memory macros. IEEE J. Solid-State Circuits\u00a036(6), 956\u2013968 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"8_CR6","unstructured":"Delgado-Frias, J.G., Yu, A., Nyathi, J.: A dynamic content addressable memory using a 4-transistor cell. In: Design of Mixed-Mode Integrated Circuits and Applications. Third International Workshop, July 26-28, 1999, pp. 110\u2013113 (1999)"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Lin, C.S., Chang, J.C., Liu, B.D.: Design for low-power, low-cost, and high reliability precomputation-based content-addreessable memory. In: Circuits and Systems, 2002 APCCAS 2002. Asia-Pacific Conference, October 28-31, 2002, vol.\u00a02, pp. 319\u2013324 (2002)","DOI":"10.1109\/APCCAS.2002.1115248"},{"issue":"11","key":"8_CR8","doi-asserted-by":"publisher","first-page":"1601","DOI":"10.1109\/JSSC.1996.542304","volume":"31","author":"T. Miw","year":"1996","unstructured":"Miw, T., Yamada, H., Hirota, Y., Satoh, T., Hara, H.: A 1MB 2-Tr\/b nonvolatile CAM based on flash memory technologies. IEEE J. Solid-State Circuit\u00a031(11), 1601\u20131609 (1996)","journal-title":"IEEE J. Solid-State Circuit"},{"key":"8_CR9","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/ASIC.2001.954697","volume-title":"ASIC\/SOC Conference, 2001. Proceedings. 14th Annual IEEE International","author":"G. Thirugnanam","year":"2001","unstructured":"Thirugnanam, G., Vijaykrishnan, N., Irwin, M.J.: A novel low power CAM design. In: ASIC\/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, 12-15 September 2001, pp. 198\u2013202. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Cheng, K.-H., Wei, C.-H., Chen, Y.-W.: Design of low-power content-addressable memory cell. In: Symposium on Circuits and Systems, 2003. MWSCAS 2003. Proceedings of the 46th IEEE International Midwest, 27-30 December 2003, vol.\u00a03, pp. 1447\u20131450 (2003)","DOI":"10.1109\/MWSCAS.2003.1562568"},{"key":"8_CR11","unstructured":"Abdel-hafeez, S.M., Sribhashyam, S.P.: System and method for efficiently implementing double data rate memory architecture. US patent No. 6,356,509, Issued March 12, 2002 (2002)"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Chang, L., et al.: Stable SRAM cell design for the 32 nm node and beyond. In: Symp. VLSI Technology Dig., June 2005, pp. 128\u2013129 (2005)","DOI":"10.1109\/.2005.1469239"},{"issue":"1","key":"8_CR13","first-page":"113","volume":"41","author":"K. Takeda","year":"2006","unstructured":"Takeda, K., et al.: A Read-Static-Noise-Margin-Free SRAM Cell for Low-Vdd and High-Speed Applications. IEEE JSSC\u00a041(1), 113\u2013121 (2006)","journal-title":"IEEE JSSC"},{"issue":"4","key":"8_CR14","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.G.: Comparative Analysis of Master-Salve Latches and Flip-Flops for High Pefromance and low-Power Systems. IEEE J. Solid-State Circuits\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74442-9_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T13:34:07Z","timestamp":1737380047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74442-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540744412","9783540744429"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74442-9_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}