{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:20:27Z","timestamp":1737436827134,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540744658"},{"type":"electronic","value":"9783540744665"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-3-540-74466-5_31","type":"book-chapter","created":{"date-parts":[[2007,8,27]],"date-time":"2007-08-27T14:54:32Z","timestamp":1188226472000},"page":"280-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Starvation-Free Transactional Memory-System Protocols"],"prefix":"10.1007","author":[{"given":"Mridha Mohammad","family":"Waliullah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"Ananian, C.S., Asanovi\u2019c, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded Transactional Memory. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, San Franscisco, CA, February 2005, pp. 316\u2013327 (2005)","DOI":"10.1109\/HPCA.2005.41"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"Hammond, L., Wong, V., Chen, M., Hertzberg, B., Carlstrom, B., Davis, J., Prabhu, M., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional Memory Coherence and Consistency. In: Proc. of the 31st Annual International Symposium on Computer Architecture, M\u00fcnchen, Germany, June 19-23, pp. 102\u2013113 (2004)","DOI":"10.1145\/1028176.1006711"},{"key":"31_CR3","doi-asserted-by":"crossref","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional Memory: architectural support for lock-free data structures. In: Proceedings of the 20th International Symposium on Computer Architecture, pp. 289\u2013300 (1993)","DOI":"10.1145\/173682.165164"},{"key":"31_CR4","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: Log-based Transactional Memory. In: Proceedings of the 12th Annual International Symposium on High Performance Computer Architecture (HPCA-12), Austin, TX (February 11-15, 2006)"},{"issue":"2","key":"31_CR5","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christianson, M., Eskilson, J., et al.: Simics: A full system simulation platform. IEEE Computer\u00a035(2), 50\u201358 (2002)","journal-title":"IEEE Computer"},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"Martinez, J., Torrellas, J.: Speculative synchronization: Applying thread-level speculation to parallel applications. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (October 2002)","DOI":"10.1145\/605397.605400"},{"key":"31_CR7","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Herlihy, M., Lai, L.: Virtualizing transactional memory. In: Proceedings of the 32nd International Symposium on Computer Architecture, June 2005, pp. 494\u2013505 (2005)","DOI":"10.1145\/1080695.1070011"},{"key":"31_CR8","first-page":"294","volume-title":"MICRO 34","author":"R. Rajwar","year":"2001","unstructured":"Rajwar, R., Goodman, J.: Speculative Lock Elision: enabling highly concurrent multithreaded execution. In: MICRO 34. Proceedings of the 34th ACM\/IEEE International Symposium on Microarchitecture, pp. 294\u2013305. IEEE Computer Society Press, Los Alamitos (2001)"},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Rajwar, R., Goodman, J.: Transactional Lock-free Execution of Lock-Based Codes. In: Proceedings of 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (October 2002)","DOI":"10.1145\/605397.605399"},{"key":"31_CR10","unstructured":"Rundberg, P., Stenstrom, P.: Reordered speculative execution of critical sections. In: Proceedings of the 2002 International Conference on Parallel Processing (February 2002)"},{"key":"31_CR11","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proceedings of the 22nd International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, June 1995, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2007 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-74466-5_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:37:24Z","timestamp":1737394644000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-74466-5_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9783540744658","9783540744665"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-74466-5_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2007]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}